參數(shù)資料
型號(hào)： TSB42AA4I
廠商： Texas Instruments, Inc.
英文描述： IEEE 1394 A CONSUMER ELECTRONICS LINK LAYER CONTROLLER
中文描述： 1394消費(fèi)電子產(chǎn)品鏈路層控制器
文件頁(yè)數(shù)： 113/183頁(yè)
文件大?。?/td> 798K
代理商： TSB42AA4I
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)第98頁(yè)第99頁(yè)第100頁(yè)第101頁(yè)第102頁(yè)第103頁(yè)第104頁(yè)第105頁(yè)第106頁(yè)第107頁(yè)第108頁(yè)第109頁(yè)第110頁(yè)第111頁(yè)第112頁(yè)當(dāng)前第113頁(yè)第114頁(yè)第115頁(yè)第116頁(yè)第117頁(yè)第118頁(yè)第119頁(yè)第120頁(yè)第121頁(yè)第122頁(yè)第123頁(yè)第124頁(yè)第125頁(yè)第126頁(yè)第127頁(yè)第128頁(yè)第129頁(yè)第130頁(yè)第131頁(yè)第132頁(yè)第133頁(yè)第134頁(yè)第135頁(yè)第136頁(yè)第137頁(yè)第138頁(yè)第139頁(yè)第140頁(yè)第141頁(yè)第142頁(yè)第143頁(yè)第144頁(yè)第145頁(yè)第146頁(yè)第147頁(yè)第148頁(yè)第149頁(yè)第150頁(yè)第151頁(yè)第152頁(yè)第153頁(yè)第154頁(yè)第155頁(yè)第156頁(yè)第157頁(yè)第158頁(yè)第159頁(yè)第160頁(yè)第161頁(yè)第162頁(yè)第163頁(yè)第164頁(yè)第165頁(yè)第166頁(yè)第167頁(yè)第168頁(yè)第169頁(yè)第170頁(yè)第171頁(yè)第172頁(yè)第173頁(yè)第174頁(yè)第175頁(yè)第176頁(yè)第177頁(yè)第178頁(yè)第179頁(yè)第180頁(yè)第181頁(yè)第182頁(yè)第183頁(yè)
616
0x040 LCTRL – Link Control (Continued)
BIT
NAME
TYPE
RESET
FUNCTION
6:4
SIDERRCODE
RU
0
Self-ID error code contains the error code of the first self-ID error.
The errors are encoded as follows:
000
No error
001
Last self-ID received was not all child ports
010
Received PHY ID in self-ID was not as expected
011
Quadlet not inverted (phase error)
100
PHY ID sequence error (two or more gaps in IDs)
101
PHY ID sequence error (large gap in IDs)
110
PHY ID error within packet
111
Quadlet not the inversion of the prior quadlet
3
CMAUTO
RW
0
Cycle master automatic set – When CMAUTO is set high, the device
automatically enables CYCMASTER when this node becomes the root
following a bus reset.
2:0
RSVD
R0
0
Reserved – A write to this location has no effect. A read returns 0s.
0x044 LINT – Link Interrupts
BIT
31:22
21
NAME
TYPE
R0
RCU
RESET
0
0
FUNCTION
RSVD
HDRERR
Reserved – A write to this location has no effect. A read returns 0s.
Header error – This bit is set when the receiver detects a CRC error in
the header of a packet that may have been addressed to this node. An
interrupt is generated when the corresponding enable bit in LINTEN is
set. Write 1 to clear.
Self-ID error – This bit is set to 1 to indicate that a self ID packet with
errors has been received. An interrupt is generated when the
corresponding enable bit in LINTEN is set. Write 1 to clear.
20
SIDERR
RCU
0
19
ISOARBFAIL
RCU
0
Isochronous arbitration failed – When set to 1, the isochronous transmit
request to send an isochronous packet failed to win bus arbitration. An
interrupt is generated when the corresponding enable bit in LINTEN is
set. Write 1 to clear.
Cycle too long – This bit is set by hardware when a cycle has exceeded
the maximum allowable time. The hardware simultaneously clears the
LCTRL.CYCMASTER bit when setting this bit. An interrupt is generated
when the corresponding enable bit in LINTEN is set. Write 1 to clear.
Cycle lost – When set to 1, the cycle timer has rolled over twice without
the reception of a cycle start packet. This occurs only when this node is
not cycle master. An interrupt is generated when the corresponding
enable bit in LINTEN is set. Write 1 to clear.
Cycle arbitration failed – When this bit is set to 1, cycle arbitration has
failed. An interrupt is generated when the corresponding enable bit in
LINTEN is set. Write 1 to clear.
18
CYCTOOLONG
RCU
0
17
CYCLOST
RCU
0
16
CYCARBFAIL
RCU
0
15:11
10
RSVD
PHYINT
R0
RCU
0
0
Reserved – A write to this location has no effect. A read returns 0s.
PHY interrupt – When this bit is set to 1, the PHY has signaled an
interrupt through the PHY interface. An interrupt is generated when the
corresponding enable bit in LINTEN is set. Write 1 to clear.
9
PHYREGRX
RCU
0
PHY register received – When set to 1, a register value has been
transferred to the PHY access register from the PHY interface. An
interrupt is generated when the corresponding enable bit in LINTEN is
set. Write 1 to clear.
相關(guān)PDF資料
PDF描述
TSB42AA4PDT IEEE 1394 A CONSUMER ELECTRONICS LINK LAYER CONTROLLER
TSB42AA4PGE IEEE 1394 A CONSUMER ELECTRONICS LINK LAYER CONTROLLER
TSB42AA9I STORAGELYNX 1394 LINK-LAYER CONTROLLER FOR ATA/ATAPI STORAGE PRODUCTS
TSB42AA9IPZT STORAGELYNX 1394 LINK-LAYER CONTROLLER FOR ATA/ATAPI STORAGE PRODUCTS
TSB42AB4I IEEE 1394 A CONSUMER ELECTRONICS LINK LAYER CONTROLLER
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
TSB42AA4IPDT 制造商:TI 制造商全稱:Texas Instruments 功能描述:IEEE 1394 A CONSUMER ELECTRONICS LINK LAYER CONTROLLER
TSB42AA4PDT 功能描述:1394 接口集成電路 1394 Link Layer Cntrlr RoHS:否 制造商:Texas Instruments 類型:Link Layer Controller 工作電源電壓: 封裝 / 箱體:LQFP 封裝:Tray
TSB42AA4PDTG4 功能描述:1394 接口集成電路 Link Layer Cntrlr RoHS:否 制造商:Texas Instruments 類型:Link Layer Controller 工作電源電壓: 封裝 / 箱體:LQFP 封裝:Tray
TSB42AA4PDTR 制造商:Texas Instruments 功能描述:
TSB42AA4PGE 制造商:TI 制造商全稱:Texas Instruments 功能描述:IEEE 1394 A CONSUMER ELECTRONICS LINK LAYER CONTROLLER
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*