
www.ti.com
6
Peripheral and Electrical Specifications
6.1 Parameter Information
6.1.1
Parameter Information Device-Specific Information
Transmission Line
4.0 pF
1.85 pF
Z0 = 50
(see note)
Tester Pin Electronics
Data Manual Timing Reference Point
Output
Under
Test
NOTE: The data manual provides timing at the device pin. For output timing analysis, the tester pin electronics and its transmission line effects
must be taken into account. A transmission line with a delay of 2 ns or longer can be used to produce the desired transmission line effect.
The transmission line is intended as a load only. It is not necessary to add or subtract the transmission line delay (2 ns or longer) from the
data manual timings.
Input requirements in this data manual are tested with an input slew rate of < 4 Volts per nanosecond (4 V/ns) at the device pin.
42
3.5 nH
Device Pin
(see note)
V
ref
V
ref
= V
IL
MAX (or V
OL
MAX)
V
ref
= V
IH
MIN (or V
OH
MIN)
TMS320DM6443
Digital Media System-on-Chip
SPRS282E–DECEMBER 2005–REVISED MARCH 2007
Figure 6-1. Test Load Circuit for AC Timing Measurements
The load capacitance value stated is only for characterization and measurement of AC timing signals. This
load capacitance value does not indicate the maximum load the device is capable of driving.
6.1.1.1
Signal Transition Levels
All input and output timing parameters are referenced to V
ref
for both "0" and "1" logic levels. For 3.3 V I/O,
V
ref
= 1.5 V. For 1.8 V I/O, V
ref
= 0.9 V.
Figure 6-2. Input and Output Voltage Reference Levels for AC Timing Measurements
All rise and fall transition timing parameters are referenced to V
IL
MAX and V
IH
MIN for input clocks,
V
OL
MAX and V
OH
MIN for output clocks.
Figure 6-3. Rise and Fall Transition Time Voltage Reference Levels
Submit Documentation Feedback
Peripheral and Electrical Specifications
87