
www.ti.com
6.17
Serial Port Interface (SPI)
6.17.1 SPI Peripheral Register Description(s)
6.17.2 SPI Electrical Data/Timing
TMS320DM6443
Digital Media System-on-Chip
SPRS282E–DECEMBER 2005–REVISED MARCH 2007
The DM6443 SPI peripheral provides a programmable length shift register which allows serial
communication with other SPI devices through a 3 or 4 wire interface. The SPI supports the following
features:
Master mode operation
2 chip selects for interfacing to multiple slave SPI devices.
3 or 4 wire interface
The SPI registers are shown in
Table 6-71
.
Table 6-71. SPI Register Descriptions
HEX ADDRESS RANGE
0x01C6 6800
0x01C6 6804
0x01C6 6808
0x01C6 680C
0x01C6 6810
0x01C6 6814
0x01C6 6818
0x01C6 681C
0x01C6 6820 - 0x01C6 6838
0x01C6 683C
0x01C6 6840
0x01C6 6844
0x01C6 6848
0x01C6 684C
0x01C6 6850
0x01C6 6854
0x01C6 6858
0x01C6 685C
0x01C6 6860
0x01C6 6864
0x01C6 6868 - 0x01C6 6FFF
ACRONYM
REGISTER NAME
SPIGCR0
SPIGCR1
SPIINT
SPILVL
SPIFLG
SPIPC0
–
SPIPC2
–
SPIDAT1
SPIBUF
SPIEMU
SPIDELAY
SPIDEF
SPIFMT0
SPIFMT1
SPIFMT2
SPIFMT3
INTVEC0
INTVEC1
SPI Global Control Register 0
SPI Global Control Register 1
SPI Interrupt Register
SPI Interrupt Level Register
SPI Flag Status Register
SPI Pin Control Register 0
Reserved
SPI Pin Control Register 2
Reserved
SPI Shift Register 1
SPI Buffer Register
SPI Emulation Register
SPI Delay Register
SPI Default Chip Select Register
SPI Data Format Register 0
SPI Data Format Register 1
SPI Data Format Register 2
SPI Data Format Register 3
SPI Interrupt Vector Register 0
SPI Interrupt Vector Register 1
Reserved
Table 6-72. Timing Requirements for SPI (All Modes)
(1)
(see
Figure 6-58
)
-594
NO.
UNIT
MIN
30.3
MAX
1
2
3
t
c(CLK)
t
w(CLKH)
t
w(CLKL)
Cycle time, SPI_CLK
Pulse duration, SPI_CLK high (All Master Modes)
Pulse duration, SPI_CLK low (All Master Modes
56888.89
0.55*T
0.55*T
ns
ns
ns
0.45*T
0.45*T
(1)
T = t
c(CLK)
[SPI_CLK period is equal to the SPI module clock divided by a configurable divider.]
Peripheral and Electrical Specifications
188
Submit Documentation Feedback