
www.ti.com
6.8.1
GPIO Peripheral Register Description(s)
TMS320DM6443
Digital Media System-on-Chip
SPRS282E–DECEMBER 2005–REVISED MARCH 2007
Table 6-25. GPIO Registers
HEX ADDRESS RANGE
0x01C6 7000
0x01C6 7004
0x01C6 7008
ACRONYM
PID
-
BINTEN
REGISTER NAME
Peripheral Identification Register
Reserved
GPIO interrupt per-bank enable
GPIO Banks 0 and 1
Reserved
GPIO Banks 0 and 1 Direction Register (GPIO[0:31])
GPIO Banks 0 and 1 Output Data Register (GPIO[0:31])
GPIO Banks 0 and 1 Set Data Register (GPIO[0:31])
GPIO Banks 0 and 1 Clear data for banks 0 and 1 (GPIO[0:31])
GPIO Banks 0 and 1 Input Data Register (GPIO[0:31])
SET_RIS_TRIG01
GPIO Banks 0 and 1 Set Rising Edge Interrupt Register (GPIO[0:31])
CLR_RIS_TRIG01
GPIO Banks 0 and 1 Clear Rising Edge Interrupt Register (GPIO[0:31])
SET_FAL_TRIG01
GPIO Banks 0 and 1 Set Falling Edge Interrupt Register (GPIO[0:31])
CLR_FAL_TRIG01
GPIO Banks 0 and 1 Clear Falling Edge Interrupt Register (GPIO[0:31])
INSTAT01
GPIO Banks 0 and 1 Interrupt Status Register (GPIO[0:31])
GPIO Banks 2 and 3
DIR23
GPIO Banks 2 and 3 Direction Register (GPIO[32:63])
OUT_DATA23
GPIO Banks 2 and 3 Output Data Register (GPIO[32:63])
SET_DATA23
GPIO Banks 2 and 3 Set Data Register (GPIO[32:63])
CLR_DATA23
GPIO Banks 2 and 3 Clear Data Register (GPIO[32:63])
IN_DATA23
GPIO Banks 2 and 3 Input Data Register (GPIO[32:63])
SET_RIS_TRIG23
GPIO Banks 2 and 3 Set Rising Edge Interrupt Register (GPIO[32:63])
CLR_RIS_TRIG23
GPIO Banks 2 and 3 Clear Rising Edge Interrupt Register (GPIO[32:63])
SET_FAL_TRIG23
GPIO Banks 2 and 3 Set Falling Edge Interrupt Register (GPIO[32:63])
CLR_FAL_TRIG23
GPIO Banks 2 and 3 Clear Falling Edge Interrupt Register (GPIO[32:63])
INSTAT23
GPIO Banks 2 and 3 Interrupt Status Register (GPIO[32:63])
GPIO Bank 4
DIR4
GPIO Bank 4 Direction Register (GPIO[64:70])
OUT_DATA4
GPIO Bank 4 Output Data Register (GPIO[64:70])
SET_DATA4
GPIO Bank 4 Set Data Register (GPIO[64:70])
CLR_DATA4
GPIO Bank 4 Clear Data Register (GPIO[64:70])
IN_DATA4
GPIO Bank 4 Input Data Register (GPIO[64:70])
SET_RIS_TRIG4
GPIO Bank 4 Set Rising Edge Interrupt Register (GPIO[64:70])
CLR_RIS_TRIG4
GPIO Bank 4 Clear Rising Edge Interrupt Register (GPIO[64:70])
SET_FAL_TRIG4
GPIO Bank 4 Set Falling Edge Interrupt Register (GPIO[64:70])
CLR_FAL_TRIG4
GPIO Bank 4 Clear Falling Edge Interrupt Register (GPIO[64:70])
INSTAT4
GPIO Bank 4 Interrupt Status Register (GPIO[64:70])
-
Reserved
0x01C6 700C
0x01C6 7010
0x01C6 7014
0x01C6 7018
0x01C6 701C
0x01C6 7020
0x01C6 7024
0x01C6 7028
0x01C6 702C
0x01C6 7030
0x01C6 7034
-
DIR01
OUT_DATA01
SET_DATA01
CLR_DATA01
IN_DATA01
0x01C6 7038
0x01C6 703C
0x01C6 7040
0x01C6 7044
0x01C6 7048
0x01C6 704C
0x01C6 7050
0x01C6 7054
0x01C6 7058
0x01C6 705C
0x01C6 7060
0x01C6 7064
0x01C6 7068
0x01C6 706C
0x01C6 7070
0x01C6 7074
0x01C6 7078
0x01C6 707C
0x01C6 7080
0x01C6 7084
0x01C6 7088 - 0x01C6 7FFF
Submit Documentation Feedback
Peripheral and Electrical Specifications
119