
www.ti.com
PCLK
2
1
3
4
4
6.13.2 Video Processing Back-End (VPBE)
TMS320DM6443
Digital Media System-on-Chip
SPRS282E–DECEMBER 2005–REVISED MARCH 2007
6.13.1.2
VPFE Electrical Data/Timing
Table 6-49. Timing Requirements for VPFE PCLK Master/Slave Mode (see
Figure 6-46
)
-594
MIN
NO.
UNIT
MAX
160
1
2
3
4
t
c(PCLK)
t
w(PCLKH)
t
w(PCLKL)
t
t(PCLK)
Cycle time, PCLK
Pulse duration, PCLK high
Pulse duration, PCLK low
Transition time, PCLK
10.204 or 13.33
(1)
ns
ns
ns
ns
4.4
4.4
3
(1)
When PCLK sources the clock for both the VPFE and VPBE, the minimum cycle time of 13.33 ns (specified in
Table 6-53
,
Timing
Requirements for VPBE CLK Inputs
for VPBE)
must
be met. When PCLK sources the clock for only the VPFE, a minimum cycle time of
10.2 ns may be used.
Figure 6-46. VPFE PCLK Timing
The Video Processing Back-End (VPBE) consists of the On-Screen Display (OSD) module, the Video
Encoder (VENC) including the Digital LCD (DLCD) and Analog (i.e., DAC) interfaces. The video encoder
generates analog video output. The DLCD controller generates digital RGB/YCbCr data output and timing
signals.
The VPBE register memory mapping is shown in
Table 6-50
.
Table 6-50. VPBE Register Descriptions
Address
0x01C7 2780
0x01C7 2784
Register
PID
PCR
Description
Peripheral Revision and Class Information Register
Peripheral Control Register
6.13.2.1
On-Screen Display (OSD)
The major function of the OSD module is to gather and blend video data and display/bitmap data before
feeding it to the Video Encoder (VENC) in YCbCr format. The video and display data is read from an
external memory, typically DDR2. The OSD is programmed via control and parameter registers. The
following are the primary features that are supported by the OSD.
Simultaneous display of two video windows and two OSD windows (VIDWIN0/VIDWIN1 and
OSDWIN0/OSDWIN1).
–
Separate enable for each window
–
Programmable width, height, and base starting coordinates for each window
–
External memory address and offset registers for each window
–
Support for x2 and x4 zoom in both the horizontal and vertical direction
–
OSDWIN1 can be used as an attribute window for OSDWIN0
–
Attribute window blinking intervals
–
Field/frame mode for the windows (interlaced/progressive)
–
Eight step blending process between the OSD and video windows
Submit Documentation Feedback
Peripheral and Electrical Specifications
161