
www.ti.com
5.2 Recommended Operating Conditions
TMS320DM6443
Digital Media System-on-Chip
SPRS282E–DECEMBER 2005–REVISED MARCH 2007
MIN
NOM
MAX
UNIT
Supply voltage, Core (CV
DD
, V
DDA1P1V
, USB_V
DDA1P2LDO(1)
,
CV
DDDSP
) (-594 devices)
(2)
CV
DD
1.14
1.2
1.26
V
Supply voltage, I/O, 3.3V (DV
DD33
, USB_DV
DDA3P3
)
3.15
3.3
3.45
V
DV
DD
Supply voltage, I/O, 1.8V (DV
DD18
, DV
DDR2
, DDR_V
DDDLL
,
PLLV
DD18
, V
DDA1P8V
, USB_V
DD1P8
, MXV
DD
, M24V
DD
)
1.71
1.8
1.89
V
Supply ground (V
, V
SSA1P8V
, V
SSA1P1V
, DDR_V
SSDLL
,
USB_V
SSREF
, USB_V
SS1P8
SSA3P3
, USB_V
SSA1P2LDO
,
MXV
SS(3)
SS(3)
)
V
SS
0
0
0
V
DDR_VREF
DDR2 reference voltage
(4)
0.49DV
DDR2
0.5DV
DDR2
0.51DV
DDR2
V
DDR_ZP
DDR2 impedance control, connected via 200
resistor to V
SS
V
SS
V
DDR2 impedance control, connected via 200
resistor to
DV
DDR2
DDR_ZN
DV
DDR2
V
DAC_VREF
DAC reference voltage input
0.475
0.5
0.525
V
DAC_RBIAS
DAC biasing, connected via 4 k
resistor to V
SSA_1P8V
V
SSA_1P8V
V
USB_VBUS
USB external charge pump input
4.75
5
5.25
V
High-level input voltage, I/O, 3.3V
2
V
V
IH
High-level input voltage, non-DDR I/O, 1.8V
0.65DV
DD
V
Low-level input voltage, I/O, 3.3V
0.8
V
V
IL
Low-level input voltage, non-DDR I/O, 1.8V
0.35DV
DD
V
T
C
Operating case temperature
Default
0
85
°
C
F
SYSCLK1
DSP Operating Frequency (SYSCLK1)
20
600
MHz
(1)
(2)
This pin is an internal LDO output and connected via 1
μ
F capacitor to USB_V
.
Future variants of TI SOC devices may operate at voltages ranging from 0.9 V to 1.4 V to provide a range of system power/performance
options. TI highly recommends that users design-in a supply that can handle multiple voltages within this range (i.e., 1.0 V, 1.05 V,
1.1 V, 1.14 V, 1.2, 1.26 V with
±
3% tolerances) by implementing simple board changes such as reference resistor values or input pin
configuration modifications. Not incorporating a flexible supply may limit the system's ability to easily adapt to future versions of TI SOC
devices.
Oscillator ground must be kept separate from other grounds and connected directly to the crystal load capacitor ground.
DDR_VREF is expected to equal 0.5DV
DDR2
of the transmitting device and to track variations in the DV
DDR2
.
(3)
(4)
Submit Documentation Feedback
Device Operating Conditions
85