- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄382587 > THS8083T (Texas Instruments, Inc.) Triple 8-Bit, 80 MSPS, 3.3-V Video and Graphics Digitizer With Digital PLL PDF資料下載
參數(shù)資料
| 型號： | THS8083T |
| 廠商： | Texas Instruments, Inc. |
| 英文描述： | Triple 8-Bit, 80 MSPS, 3.3-V Video and Graphics Digitizer With Digital PLL |
| 中文描述： | 三8位，80 MSPS的，在3.3 V視頻和圖形數(shù)字轉(zhuǎn)換器與數(shù)字鎖相環(huán) |
| 文件頁數(shù)： | 29/61頁 |
| 文件大?。?/td> | 278K |
| 代理商： | THS8083T |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁當(dāng)前第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁
3
–
5
3.2
Register Description
Register values after reset/at power up/after power down mode:
The default value with each register shows the
startup condition after general chip reset. The register state after power up is undefined i.e., the device requires a
reset after power up (RESET low) to put all registers in their default states. The value of these registers is preserved
in all power-down modes (i.e. after power down the register values are identical as when entering power down); they
do not return to their default values under this condition. In order for the device to reset correctly, a master clock signal
needs to be applied during reset from either a clock signal on XTL1
–
MCLK or a crystal connected between
XTL1
–
MCLK and XTL2. The reset signal needs to be at least 5 clock cycles wide.
Default values:
The default values for this device are set for XGA@78.75 MHz.
3.2.1
Register Name: TERM_CNT_0
Subaddress: 00 (R/W)
TERM_CNT7
TERM_CNT6
TERM_CNT5
TERM_CNT4
TERM_CNT3
TERM_CNT2
TERM_CNT1
TERM_CNT0
MSB
LSB
TERM_CNT[7..0]:
TERM_CNT[11..0] sets the number of pixels per line. Controls the digital PLL feedback divider.
Default: 0x20
3.2.2
Register Name: TERM_CNT_1
Subaddress: 01 (R/W)
X
X
X
X
TERM_CNT11
TERM_CNT10
TERM_CNT9
TERM_CNT8
MSB
LSB
TERM_CNT[11..8]:
See register TERM_CNT_0.
Default: 0x5
Default TERM_CNT: 0x520 = 1312 pixels/line (XGA@75 Hz)
3.2.3
Register Name: NOM_INC_0
Subaddress: 02 (R/W)
NOM_INC7
NOM_INC6
NOM_INC5
NOM_INC4
NOM_INC3
NOM_INC2
NOM_INC1
NOM_INC0
MSB
LSB
NOM_INC[7..0]:
NOM_INC[32..27]: integer part of DTO increment value
NOM_INC[26..0] : fractional part of DTO increment value
[See appendix A for how to calculate the increment]
Default: 0x45
3.2.4
Register Name: NOM_INC_1
Subaddress: 03 (R/W)
NOM_INC15
NOM_INC14
NOM_INC13
NOM_INC12
NOM_INC11
NOM_INC10
NOM_INC9
NOM_INC8
MSB
LSB
NOM_INC[15..8]:
See register NOM_INC_0.
Default: 0xF6
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| TIBPAL16L8-10CJ | HIGH-PERFORMANCE IMPACT-X E PAL CIRCUITS |
| TIBPAL16R8-10CJ | HIGH-PERFORMANCE IMPACT-X E PAL CIRCUITS |
| TIBPAL16R8-12MFK | HIGH-PERFORMANCE IMPACT-X E PAL CIRCUITS |
| TIBPAL16R4-12MFK | HIGH-PERFORMANCE IMPACT-X E PAL CIRCUITS |
| TIBPAL16R6-12MFK | HIGH-PERFORMANCE IMPACT-X E PAL CIRCUITS |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| THS8-10R-D | 制造商:Thomas & Betts 功能描述:CATAMOUNT CABLE TIES |
| THS8133 | 制造商:TI 制造商全稱:Texas Instruments 功能描述:TRIPLE 10-BIT, 80 MSPS VIDEO D/A CONVERTER WITH TRI-LEVEL SYNC GENERATION WITH TRI-LEVEL SYNC GENERATION |
| THS8133_07 | 制造商:TI 制造商全稱:Texas Instruments 功能描述:TRIPLE 10-BIT, 80 MSPS VIDEO D/A CONVERTER WITH TRI-LEVEL SYNC GENERATION WITH TRI-LEVEL SYNC GENERATION |
| THS8133A | 制造商:TI 制造商全稱:Texas Instruments 功能描述:TRIPLE 10-BIT, 80 MSPS VIDEO D/A CONVERTER WITH TRI-LEVEL SYNC GENERATION WITH TRI-LEVEL SYNC GENERATION |
| THS8133ACPHP | 制造商:TI 制造商全稱:Texas Instruments 功能描述:TRIPLE 10-BIT, 80 MSPS VIDEO D/A CONVERTER WITH TRI-LEVEL SYNC GENERATION WITH TRI-LEVEL SYNC GENERATION |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。