參數(shù)資料
型號(hào)： THS8083T
廠商： Texas Instruments, Inc.
英文描述： Triple 8-Bit, 80 MSPS, 3.3-V Video and Graphics Digitizer With Digital PLL
中文描述： 三8位，80 MSPS的，在3.3 V視頻和圖形數(shù)字轉(zhuǎn)換器與數(shù)字鎖相環(huán)
文件頁(yè)數(shù)： 21/61頁(yè)
文件大?。?/td> 278K
代理商： THS8083T
2
–
7
Phase-
Frequency
Detector
HS
Programmable
Divider
MUX
I
N
V
POL
PROG.
LOOP
FILTER
PFD_FREEZE
LOCK
12
to ADC
MUX
ADCCLK1
(see NOTE)
ADCCLK2
DTOCLK3
DTO
EXT_ADCCLK
Phase
Selector
INV2
1
HS_POL
TERM_CNT
PHASESEL
SEL_ADCCLK
DIV3
1
INV3
1
D
I
V
2
DIV2
1
PLLCLK
GAIN_N
3
GAIN_PNOM33
SELCLK
DTO_DIS
I
N
V
D
I
V
2
1
Noise
Gate
1
HS_MS
HS_WIDTH
3 P
5
1
DIGITAL PLL
1
DISABLE_
PFD
DIV
3
Lock
Detection
Hysteresis
LD_THRESH
8
VCOCLK
(From Analog PLL)
NOTE: ADCCLK1 is used by the output formatter to generate the DATACLK1 output.
1
1
DHS_MODE
8
Compensated in Output
Formatter for Pipeline
Data Delay. Then output
on Terminal DHS With
Polarity Determined by
<DHS_POL>.
Figure 2
–
6. Digital PLL
The device provides three clock outputs. One of these output signals, DATACLK1, is derived from the ADC clock
output. It is actually equal to the sampling clock but compensated in phase so that its rising edge always corresponds
to the center valid region of the output data. Output data timing (setup/hold) is specified with respect to this rising edge.
Therefore, DATACLK1 is typically used for clocking the THS8083
’
s output data. The frequency of DATACLK1 will be
either equal or 1/2 of the sampling clock, depending on the operation mode of the output formatter. When the
THS8083 is clocked with an external sampling clock, this external clock is used as the source to generate DATACLK1
in the output formatter.
The second clock output, ADCCLK2, is equal to the ADC sampling clock but can optionally be divided by 2 and
inverted.
Finally, the third clock output, DTOCLK3, is always derived from the PLL output clock, irrespective of the use of an
external sampling clock on EXT_ADCCLK. So, when operating with an external sampling clock, the DTOCLK3 output
can be used to generate a second, possibly asynchronous, clock signal in either open loop operation or in closed loop
locked to a reference HS input. Also, DTOCLK3 can be optionally divided by 2 and inverted.
The divide and invert functions are implemented to enable a master/slave operation of two parts in case higher
sampling speeds than 80 MSPS are required. In this case the master will use its PLL to generate a line-locked clock,
of which the inverse will be used as an external sampling clock by the second slave device.
相關(guān)PDF資料
PDF描述
TIBPAL16L8-10CJ HIGH-PERFORMANCE IMPACT-X E PAL CIRCUITS
TIBPAL16R8-10CJ HIGH-PERFORMANCE IMPACT-X E PAL CIRCUITS
TIBPAL16R8-12MFK HIGH-PERFORMANCE IMPACT-X E PAL CIRCUITS
TIBPAL16R4-12MFK HIGH-PERFORMANCE IMPACT-X E PAL CIRCUITS
TIBPAL16R6-12MFK HIGH-PERFORMANCE IMPACT-X E PAL CIRCUITS
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
THS8-10R-D 制造商:Thomas & Betts 功能描述:CATAMOUNT CABLE TIES
THS8133 制造商:TI 制造商全稱:Texas Instruments 功能描述:TRIPLE 10-BIT, 80 MSPS VIDEO D/A CONVERTER WITH TRI-LEVEL SYNC GENERATION WITH TRI-LEVEL SYNC GENERATION
THS8133_07 制造商:TI 制造商全稱:Texas Instruments 功能描述:TRIPLE 10-BIT, 80 MSPS VIDEO D/A CONVERTER WITH TRI-LEVEL SYNC GENERATION WITH TRI-LEVEL SYNC GENERATION
THS8133A 制造商:TI 制造商全稱:Texas Instruments 功能描述:TRIPLE 10-BIT, 80 MSPS VIDEO D/A CONVERTER WITH TRI-LEVEL SYNC GENERATION WITH TRI-LEVEL SYNC GENERATION
THS8133ACPHP 制造商:TI 制造商全稱:Texas Instruments 功能描述:TRIPLE 10-BIT, 80 MSPS VIDEO D/A CONVERTER WITH TRI-LEVEL SYNC GENERATION WITH TRI-LEVEL SYNC GENERATION
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*