- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄383876 > T7698 (Lineage Power) Quad T1/E1 Line Interface and Octal T1/E1 Monitor(四T1/E1線接口和八T1/E1監(jiān)控器) PDF資料下載
參數(shù)資料
| 型號： | T7698 |
| 廠商： | Lineage Power |
| 英文描述： | Quad T1/E1 Line Interface and Octal T1/E1 Monitor(四T1/E1線接口和八T1/E1監(jiān)控器) |
| 中文描述： | 四T1/E1線路接口和八路的T1/E1監(jiān)視器（四個T1/E1線接口和八T1/E1的監(jiān)控器） |
| 文件頁數(shù)： | 96/112頁 |
| 文件大?。?/td> | 1359K |
| 代理商： | T7698 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁當前第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁第109頁第110頁第111頁第112頁
Data Sheet
January 1999
T7698 Quad T1/E1 Line Interface and Octal T1/E1 Monitor
96
Lucent Technologies Inc.
Facility Data Links
(continued)
Facility Data Link Parameter/Status Registers
(continued)
Table 102. FDL Receiver Fill Level Control Register (FDL_PR1)
Table 103. FDL Receiver Match Character Register (FDL_PR2)
Table 104. FDL Transparent Mode Control Register (FDL_PR3)
Bits
0—5
Description
Receive Fill Level (RFL[0:5]).
Bits 0—5 define the receive FIFO full threshold value that will cause the
receive FIFO fill (RF) status bit to be set. RFL = 00000 forces the receive FIFO to set the RF bit when the
receive FIFO is completely full. RFL = 01111 will force the receive FIFO to set the RF bit when the receive
FIFO contains 15 or more bytes.
Reserved.
6—7
Bits
0—7
Description
Receiver Match Character (RHMC0—RHMC7).
This character is used only in the transparent mode
(register FDL_PR3, bit 6 = 1). When the pattern match bit (register FDL_PR3, bit 5) is set to 1, the
receiver searches the incoming bit stream for the receiver match character. Data is loaded into the receive
FIFO only after this character has been identified. The byte identified as matching the receiver match
character is the first byte loaded into the FIFO. The default is to search for an HDLC flag, but any charac-
ter can be programmed by the user. The search for the receive match character is in a sliding window
fashion.
Bits
0—2
3
Description
Reserved.
Match Status (MSTAT).
Read only. When this bit is set to 1, the receiver match character has been rec-
ognized. If no match is being performed (register FDL_PR3, bit 5 = 0), the MSTAT bit is set to 1 automat-
ically when the first bit is received.
Reserved.
Should be set to 0.
Pattern Match (MATCH).
When this bit is set to 1, the FDL receiver does not load the data into the
receive FIFO until the receive match character has been detected. When this bit is 0, the receiver loads
the data into the receive FIFO without searching for a match character.
FDL Transparent Mode (HTRANS).
When this bit is set to 1, the FDL receiver performs no HDLC pro-
cessing on incoming data.
FDL Test.
This bit is reserved for manufacturing test purposes only and should be set to 0.
4
5
6
7
相關PDF資料 |
PDF描述 |
|---|---|
| T7705A | SUPPLY-VOLTAGE SUPERVISORS |
| T8100A | H.100/H.110 Interface and Time-Slot Interchanger(H.100/H.110接口和干線時間段交換機) |
| T8100 | H.100/H.110 Interface and Time-Slot Interchanger(H.100/H.110接口和干線時隙交換機) |
| T8102 | H.100/H.110 Interface and Time-Slot Interchanger(H.100/H.110接口和干線時隙交換機) |
| T8105 | H.100/H.110 Interface and Time-Slot Interchanger(H.100/H.110接口和干線時隙交換機) |
相關代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| T77 | 制造商:Thomas & Betts 功能描述:2-1/2"CONDUIT BODY,IRON,T,F-7 制造商:Cooper Crouse-Hinds 功能描述: 制造商:Thomas & Betts 功能描述:Fittings T-Fitting 2.5inch Non-Thread Iron |
| T7700 | 制造商:INTEL 制造商全稱:Intel Corporation 功能描述:Core2 Duo Processors and Core2 Extreme Processors for Platforms Based on Mobile 965 Express Chipset Family |
| T77000150 | 制造商:Assembly Value Added 功能描述: |
| T7705102CA | 制造商:Texas Instruments 功能描述: |
| T7705A | 制造商:TI 制造商全稱:Texas Instruments 功能描述:SUPPLY-VOLTAGE SUPERVISORS |
發(fā)布緊急采購，3分鐘左右您將得到回復。