- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄383876 > T7698 (Lineage Power) Quad T1/E1 Line Interface and Octal T1/E1 Monitor(四T1/E1線接口和八T1/E1監(jiān)控器) PDF資料下載
參數(shù)資料
| 型號： | T7698 |
| 廠商： | Lineage Power |
| 英文描述： | Quad T1/E1 Line Interface and Octal T1/E1 Monitor(四T1/E1線接口和八T1/E1監(jiān)控器) |
| 中文描述： | 四T1/E1線路接口和八路的T1/E1監(jiān)視器（四個T1/E1線接口和八T1/E1的監(jiān)控器） |
| 文件頁數(shù)： | 69/112頁 |
| 文件大?。?/td> | 1359K |
| 代理商： | T7698 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁當(dāng)前第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁第109頁第110頁第111頁第112頁
Data Sheet
January 1999
T7698 Quad T1/E1 Line Interface and Octal T1/E1 Monitor
69
Lucent Technologies Inc.
Frame Monitors
(continued)
Alarms and Performance Monitoring
(continued)
Table 41 defines the 4-bit Sa6 codes that are always detected synchronously to the CRC-4 submultiframe struc-
ture, and are only used for counting NT1 events.
The reference points for receive CRC-4, E bit and Sa6 decoding are illustrated in Figure 22.
5-3913(F)r.8
Figure 22. The T and V Reference Points for a Typical CEPT E1 Application
8.
CEPT auxiliary pattern alarm (AUXP).
The received auxiliary alarm (AUXP) is asserted when the receive
frame monitor is in the LFA state and has detected more than 253 instances of "10" patterns for 512
consecutive bits. In a 512-bit interval, only two non- "10" patterns are allowed for the alarm to be asserted
and maintained. The 512-bit interval is a sliding window determined by the first "10" pattern detected. This
alarm is disabled when three or more non- "10" patterns are detected in 512 consecutive bits. The search
for AUXP is synchronized with the first "10" pattern as illustrated in Table 42.
Table 41. Sa6 Bit Coding of NT1 Interface Events Recognized by the T7698 Receive Frame Monitor
Code
First Receive Bit
(MSB)
. . .
Last Received Bit
(LSB)
Event at NT1
Counter Size
(bits)
Sa6_1
hex
Sa6_2
hex
0
0
0
0
X
1
1
X
E = 0
CRC Error
16
16
Table 42. AUXP Synchronization and Clear Synchronization Process
00
10
10
01
11
11
00
00
0
10
00
10
—
sync
—
—
—
clear sync
—
—
—
sync
. . .
. . .
NT2
E BIT = 0
NT1
ET
V REFERENCE
POINT
E BIT = 0, ERROR EVENT DETECTED AT THE NT1 REMOTE
CRC-4 ERRORS AT THE NT1
E BIT = 0, ERROR EVENT AT THE ET REMOTE
CRC-4 ERRORS AT THE ET,
CRC-4 ERRORS DETECTED FROM NT1 REMOTE, THEN SET Sa6 = 001X
E = 0 DETECTED FROM NT1 REMOTE, THEN SET Sa6 = 00X1
T REFERENCE
POINT
COUNT:
1) CRC ERRORS,
2) E = 0,
3) Sa6 = 001X, AND
4) Sa6 = 00X1
Sa6
CRC ERROR
DETECTED
CRC ERROR
DETECTED
(NT1 REMOTE)
E BIT = 0
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| T7705A | SUPPLY-VOLTAGE SUPERVISORS |
| T8100A | H.100/H.110 Interface and Time-Slot Interchanger(H.100/H.110接口和干線時間段交換機) |
| T8100 | H.100/H.110 Interface and Time-Slot Interchanger(H.100/H.110接口和干線時隙交換機) |
| T8102 | H.100/H.110 Interface and Time-Slot Interchanger(H.100/H.110接口和干線時隙交換機) |
| T8105 | H.100/H.110 Interface and Time-Slot Interchanger(H.100/H.110接口和干線時隙交換機) |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| T77 | 制造商:Thomas & Betts 功能描述:2-1/2"CONDUIT BODY,IRON,T,F-7 制造商:Cooper Crouse-Hinds 功能描述: 制造商:Thomas & Betts 功能描述:Fittings T-Fitting 2.5inch Non-Thread Iron |
| T7700 | 制造商:INTEL 制造商全稱:Intel Corporation 功能描述:Core2 Duo Processors and Core2 Extreme Processors for Platforms Based on Mobile 965 Express Chipset Family |
| T77000150 | 制造商:Assembly Value Added 功能描述: |
| T7705102CA | 制造商:Texas Instruments 功能描述: |
| T7705A | 制造商:TI 制造商全稱:Texas Instruments 功能描述:SUPPLY-VOLTAGE SUPERVISORS |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。