- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄381118 > STPCE1 STPC ELITE DATASHEET / X86 CORE GENERAL PURPOSE PC COMPATIBLE SYSTEM ON CHIP PDF資料下載
參數(shù)資料
| 型號： | STPCE1 |
| 英文描述： | STPC ELITE DATASHEET / X86 CORE GENERAL PURPOSE PC COMPATIBLE SYSTEM ON CHIP |
| 中文描述： | STPC精英部件/ x86內(nèi)核PC兼容的通用目的片上系統(tǒng) |
| 文件頁數(shù)： | 62/87頁 |
| 文件大小： | 1356K |
| 代理商： | STPCE1 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁當(dāng)前第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁
DESIGN GUIDELINES
62/87
This is preliminary information on a new product now in development or undergoing evaluation. Details are subject to change without notice.
Release 1.3 - January 29, 2002
6.3.3. SDRAM
The STPC provides all the signals for SDRAM
control. Up to 128 MBytes of main memory are
supported. All Banks must be 64 bits wide. Up to 4
memory banks are available when using 16Mbit
devices. Only up to 2 banks can be connected
when using 64Mbit and 128Mbit components due
to the reallocation of CS2# and CS3# signals. This
is described in
Table 6-4
and
Table 6-5
.
Graphics memory resides at the beginning of
Bank 0. Host memory begins at the top of graphics
memory and extends to the top of populated
SDRAM. Bank 0 must always be populated.
Figure 6-4
,
Figure 6-5
and
Figure 6-6
show some
typical implementations.
The purpose of the serial resistors is to reduce
signal oscillation and EMI by filtering line
reflections. The capacitance in
Figure 6-4
has a
filtering effect too, while it is used for propagation
delay compensation in the 2 other figures.
Figure 6-4. One Memory Bank with 4 Chips (16-bit)
CS0#
MA[12:0]
BA[1:0]
RAS0#
CAS0#
WE#
DQM[7:0]
MD[63:0]
MCLKI
MCLKO
DQM[7:6]
MD[63:48]
Reference Knot
DQM[5:4]
MD[47:32]
DQM[3:2]
MD[31:16]
DQM[1:0]
MD[15:0]
MCLKA
MCLKB
MCLKC
MCLKD
10pF
Length(MCLKI) = Length(MCLKy) with y = {A,B,C,D}
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| STPCE1DDBC | Microprocessor |
| STPCE1DDBI | Microprocessor |
| STPCE1HDC | Microprocessor |
| STPCELITE | X86 Core General Purpose PC Compatible System - on - Chip |
| STPCE1EDBI | X86 Core General Purpose PC Compatible System - on - Chip |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| STPCE1DDBC | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Microprocessor |
| STPCE1DDBI | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Microprocessor |
| STPCE1EDBC | 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:X86 Core General Purpose PC Compatible System - on - Chip |
| STPCE1EDBI | 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:X86 Core General Purpose PC Compatible System - on - Chip |
| STPCE1EEBC | 制造商:STMicroelectronics 功能描述:X86 CORE PC COMPATIBLE INFORMATION APPLIANCE SYSTEM-ON-CHIP - Bulk |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。