- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄381118 > STPCE1 STPC ELITE DATASHEET / X86 CORE GENERAL PURPOSE PC COMPATIBLE SYSTEM ON CHIP PDF資料下載
參數(shù)資料
| 型號(hào)： | STPCE1 |
| 英文描述： | STPC ELITE DATASHEET / X86 CORE GENERAL PURPOSE PC COMPATIBLE SYSTEM ON CHIP |
| 中文描述： | STPC精英部件/ x86內(nèi)核PC兼容的通用目的片上系統(tǒng) |
| 文件頁(yè)數(shù)： | 14/87頁(yè) |
| 文件大?。?/td> | 1356K |
| 代理商： | STPCE1 |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)當(dāng)前第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)
PIN DESCRIPTION
14/87
This is preliminary information on a new product now in development or undergoing evaluation. Details are subject to change without notice.
Release 1.3 - January 29, 2002
IDE CONTROL
DA[2:0]
DD[15:12]
DD[11:0]
PCS3#,PCS1#,SCS3#,SCS1#
DIORDY
PIRQ, SIRQ
PDRQ, SDRQ
O
I/O
I/O
O
O
I
I
BD8STRUP_FT
BD4STRP_FT
BD8STRUP_FT
BD8STRUP_FT
BD8STRUP_FT
BD4STRP_FT
BD4STRP_FT
Address Bus
Data Bus
Data Bus
Primary & Secondary Chip Selects
Data I/O Ready
Primary & Secondary Interrupt Request
Primary & Secondary DMA Request
Primary & Secondary DMA
Acknowledge
Primary & Secondary I/O Channel Read
Primary & Secondary I/O Channel Write
3
4
12
4
1
2
2
PDACK#, SDACK#
O
BD8STRP_FT
2
PDIOR#, SDIOR#
PDIOW#, SDIOW#
O
O
BD8STRUP_FT
BD8STRP_FT
2
2
MISCELLANEOUS
GPIO[15:0]
SPKRD
I/O
O
BD4STRP_FT
BD4STRP_FT
General Purpose I/Os
Speaker Device Output
I2C Interface - Clock / Can be used for
VGA DDC[1] signal
I2C Interface - Data / Can be used for
VGA DDC[0] signal
Reserved (Test pin)
Test clock
Test data input
Test mode input
Test data output
16
1
SCL
I/O
BD4STRUP_FT
1
SDA
I/O
BD4STRUP_FT
1
SCAN_ENABLE
TCLK
TDI
TMS
TDO
Note
1
: These pins must be connected to the 2.5 V
power supply. They
must not
be connected to the 3.3V supply.
Note
2
: See
Table 2-3
for buffer type descriptions.
I
I
I
I
TLCHTD_TC
BD4STRP_FT
BD4STRP_FT
BD4STRP_FT
BD4STRP_FT
1
1
1
1
1
O
Table 2-2. Definition of Signal Pins
Signal Name
Dir
Buffer Type
2
Description
Qty
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| STPCE1DDBC | Microprocessor |
| STPCE1DDBI | Microprocessor |
| STPCE1HDC | Microprocessor |
| STPCELITE | X86 Core General Purpose PC Compatible System - on - Chip |
| STPCE1EDBI | X86 Core General Purpose PC Compatible System - on - Chip |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| STPCE1DDBC | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Microprocessor |
| STPCE1DDBI | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Microprocessor |
| STPCE1EDBC | 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:X86 Core General Purpose PC Compatible System - on - Chip |
| STPCE1EDBI | 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:X86 Core General Purpose PC Compatible System - on - Chip |
| STPCE1EEBC | 制造商:STMicroelectronics 功能描述:X86 CORE PC COMPATIBLE INFORMATION APPLIANCE SYSTEM-ON-CHIP - Bulk |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。