參數(shù)資料
型號: STPCE1
英文描述: STPC ELITE DATASHEET / X86 CORE GENERAL PURPOSE PC COMPATIBLE SYSTEM ON CHIP
中文描述: STPC精英部件/ x86內(nèi)核PC兼容的通用目的片上系統(tǒng)
文件頁數(shù): 39/87頁
文件大小: 1356K
代理商: STPCE1
ELECTRICAL SPECIFICATIONS
Release 1.3 - January 29, 2002
39/87
This is preliminary information on a new product now in development or undergoing evaluation. Details are subject to change without notice.
4.5.2 RESET SEQUENCE
Figure 4-4
describes the reset sequence of the
STPC, also called warm reset.
The constraints on the strap options and the bus
activities are the same as for the cold reset.
The SYSRSTI# pulse duration must be long
enough to have all the strap options stabilized and
must be adjusted depending on resistor values.
Figure 4-4. Reset timing diagram
It is mandatory to have a clean reset pulse without
glitches as the STPC could then sample invalid
strap option setting and enter into an umpredicta-
ble mode.
While SYSRSTI# is active, the PCI clock PLL runs
in open loop mode at a speed of few 100’s KHz.
Strap Options
SYSRSTI#
SYSRSTO#
14 MHz
VALID CONFIGURATION
HCLK
PCI_CLK
2.3 ms
ISACLK
1.6 V
MD[63:0]
相關PDF資料
PDF描述
STPCE1DDBC Microprocessor
STPCE1DDBI Microprocessor
STPCE1HDC Microprocessor
STPCELITE X86 Core General Purpose PC Compatible System - on - Chip
STPCE1EDBI X86 Core General Purpose PC Compatible System - on - Chip
相關代理商/技術參數(shù)
參數(shù)描述
STPCE1DDBC 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Microprocessor
STPCE1DDBI 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Microprocessor
STPCE1EDBC 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:X86 Core General Purpose PC Compatible System - on - Chip
STPCE1EDBI 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:X86 Core General Purpose PC Compatible System - on - Chip
STPCE1EEBC 制造商:STMicroelectronics 功能描述:X86 CORE PC COMPATIBLE INFORMATION APPLIANCE SYSTEM-ON-CHIP - Bulk