- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄381118 > STPCE1 STPC ELITE DATASHEET / X86 CORE GENERAL PURPOSE PC COMPATIBLE SYSTEM ON CHIP PDF資料下載
參數(shù)資料
| 型號(hào)： | STPCE1 |
| 英文描述： | STPC ELITE DATASHEET / X86 CORE GENERAL PURPOSE PC COMPATIBLE SYSTEM ON CHIP |
| 中文描述： | STPC精英部件/ x86內(nèi)核PC兼容的通用目的片上系統(tǒng) |
| 文件頁(yè)數(shù)： | 27/87頁(yè) |
| 文件大小： | 1356K |
| 代理商： | STPCE1 |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)當(dāng)前第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)
STRAP OPTION
Release 1.3 - January 29, 2002
27/87
This is preliminary information on a new product now in development or undergoing evaluation. Details are subject to change without notice.
3. STRAP OPTION
This chapter defines the STPC Elite Strap Options
and their location. Some strap options have been
left programmable for future versions of silicon..
Table 3-1. Strap Options
Signal
MD2
MD3
MD4
MD5
MD6
MD7
MD10
MD11
MD16
MD17
MD18
MD19
MD20
MD21
MD22
MD23
MD24
MD25
MD26
MD27
MD28
MD29
MD30
MD40
MD41
MD42
MD43
MD44
MD45
MD46
MD47
MD48
TC
Designation
Actual Settings
1
User defined
User defined
User defined
User defined
User defined
Pull down
Pull down
Pull down
Pull up
User defined
Pull Up
Pull Up
Pull Up
Pull Up
Pull up
Pull up
User defined
User defined
User defined
Pull down
Pull down
Pull down
Pull down
User defined
Pull down
Pull up
Pull down
User defined
Pull down
Pull up
Pull down
Pull up
Pull up
Pull up
Set to’0’
see
Section 3.1.4.
bit 6
see
Section 3.1.4.
bit 7
see
Section 3.1.1.
bit 4
Async
see
Section 3.1.1.
bit 6
-
-
-
-
see
Section 3.1.3.
bit 1
-
-
-
-
-
-
see
Section 3.1.4.
bit 3
see
Section 3.1.4.
bit 4
see
Section 3.1.4.
bit 5
Set to’1’
HCLK_PLL speed
PCI_CLKO divisor
MCLK/HCLK Sync (see
Section 3.1.1.
)
PCI_CLKO setup
Reserved
Reserved
Reserved
Reserved
PCI_CLKO divisor
Reserved
Reserved
Reserved
Reserved
Reserved
Reserved
Sync
-
-
-
-
-
-
-
-
-
-
HCLK PLL speed
Reserved
Reserved
Reserved
Reserved
CPU clock multiplication factor
Reserved
Reserved
Reserved
Bus select
Reserved
Reserved
Reserved
Reserved
Reserved
Reserved
X1
-
-
-
ISA
-
-
-
-
X2
-
-
-
Local Bus
-
-
-
-
DACK_ENC[2:0]
Note
1
: Where a strap is represented by a ’Pull up’ or ’Pull down’, these have to be adhered to. If it is represented as a ’-
’ it can be left unconnected. Where ’User defined’, the strap is set by the user.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| STPCE1DDBC | Microprocessor |
| STPCE1DDBI | Microprocessor |
| STPCE1HDC | Microprocessor |
| STPCELITE | X86 Core General Purpose PC Compatible System - on - Chip |
| STPCE1EDBI | X86 Core General Purpose PC Compatible System - on - Chip |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| STPCE1DDBC | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Microprocessor |
| STPCE1DDBI | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Microprocessor |
| STPCE1EDBC | 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:X86 Core General Purpose PC Compatible System - on - Chip |
| STPCE1EDBI | 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:X86 Core General Purpose PC Compatible System - on - Chip |
| STPCE1EEBC | 制造商:STMicroelectronics 功能描述:X86 CORE PC COMPATIBLE INFORMATION APPLIANCE SYSTEM-ON-CHIP - Bulk |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。