參數(shù)資料
型號(hào)： STE2004SDIE2
廠商： 意法半導(dǎo)體
英文描述： 102 x 65 single-chip LCD controller/driver
中文描述： 102 × 65的單芯片LCD控制器/驅(qū)動(dòng)器
文件頁數(shù)： 32/79頁
文件大小： 1123K
代理商： STE2004SDIE2
Bus interfaces
STE2004S
32/79
limited. The information is transmitted byte-wide and each receiver acknowledges with the
ninth bit.
By definition, a device that gives out a message is called "transmitter", the receiving device
that gets the signals is called "receiver". The device that controls the message is called
"master". The devices that are controlled by the master are called "slaves"
Acknowledge.
Each byte of eight bits is followed by one acknowledge bit. This
acknowledge bit is a low level put on the bus by the receiver, whereas the master generates
an extra acknowledge related clock pulse.
A slave receiver which is addressed must generate an acknowledge after the reception of
each byte. Also, a master receiver must generate an acknowledge after the reception of
each byte that has been clocked out of the slave transmitter. The device that acknowledges
has to pull down the SDA_IN line during the acknowledge clock pulse. Of course, setup and
hold time must be taken into account. A master receiver must signal an end-of-data to the
slave transmitter by not generating an acknowledge on the last byte that has been clocked
out of the slave. In this case, the transmitter must leave the data line High to enable the
master to generate the STOP condition.
Connecting SDA_IN and SDA_OUT together the SDA line become the standard data line.
Having the acknowledge output (SDAOUT) separated from the serial data line is
advantageous in Chip-On-Glass (COG) applications. In COG applications where the track
resistance from the SDAOUT pad to the system SDA line can be significant, a potential
divider is generated by the bus pull-up resistor and the Indium Tin Oxide (ITO) track
resistance. It is possible that during the acknowledge cycle the STE2004S will not be able to
create a valid logic 0 level. By splitting the SDA input from the output the device could be
used in a mode that ignores the acknowledge bit. In COG applications where the
acknowledge cycle is required, it is necessary to minimize the track resistance from the
SDACK pad to the system SDA line to guarantee a valid LOW level.
To be compliant with the I
2
C-bus Hs-mode specification the STE2004S is able to detect the
special sequence "S00001xxx". After this sequence no acknowledge pulse is generated.
Since no internal modification are applied to work in Hs-mode, the device is able to work in
Hs-mode without detecting the master code.
Figure 31.
Bit transfer and start,stop conditions definition
DATA LINE
STABLE
DATA VALID
CHANGE OF
DATA ALLOWED
START
CONDITION
STOP
CONDITION
CLOCK
DATA
LR0069
相關(guān)PDF資料
PDF描述
STE2130S 240RGB x 320 single chip true 262K color controller/driver
STE26NA90 N-Channel 900V-0.25Ω-26A-ISOTOP Fast Power MOSFET(N溝道快速功率MOSFET)
STE36N50 N-CHANNEL ENHANCEMENT MODE POWER MOS TRANSISTOR IN ISOTOP PACKAGE
STE38NB50 N-Channel 500V-0.11Ω-38A- ISOTOP PowerMESHTM MOSFET(N溝道MOSFET)
STE40NK90ZD N-CHANNEL 900V - 0.14 - 40 A ISOTOP Super FREDMeshTM MOSFET
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
STE2007 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:96 x 68 Single-chip LCD controller/driver
STE2007_06 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:96 x 68 Single-chip LCD controller/driver
STE2007DIE2 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:96 x 68 Single-chip LCD controller/driver
STE200GRL 制造商:Thomas & Betts 功能描述:Fittings Locknut 2inch Female
STE200S 制造商:Thomas & Betts 功能描述:-200S
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。

采購需求

(若只采購一條型號(hào)，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購

我的聯(lián)系方式

*
*
*