- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄380763 > STE2004SDIE2 (意法半導(dǎo)體) 102 x 65 single-chip LCD controller/driver PDF資料下載
參數(shù)資料
| 型號(hào)： | STE2004SDIE2 |
| 廠商： | 意法半導(dǎo)體 |
| 英文描述： | 102 x 65 single-chip LCD controller/driver |
| 中文描述： | 102 × 65的單芯片LCD控制器/驅(qū)動(dòng)器 |
| 文件頁(yè)數(shù)： | 10/79頁(yè) |
| 文件大?。?/td> | 1123K |
| 代理商： | STE2004SDIE2 |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)當(dāng)前第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)
Circuit description
STE2004S
10/79
the master configuration. The only recognized configuration is Vop=0 that forces the charge
pump to be in off state whatever is the value of Vsense_aux.
To synchronize the master and slave timing circuits, the slave driver FR_IN pad must be
connected to master driver FR_OUT pad, and slave driver OSC_IN pad must be connected
to the master driver OSC_OUT Pad (
Figure 4.
). This connection ensures a synchronization
at both frame level (R0 on the master is driven together with the Slave R0 driver) and at
oscillator level (same frame frequency on the master and on the slave). If the
synchronization at frame level is not required, FR_IN pin must be connected toVDD1 or to
VDD1_aux (
Figure 5.
).
During the power up procesure, the master device must be forced to exit from power down
before the slave device. To enter into PowerDown mode, the slave device must be forced
into power down state before master device.
Figure 4.
Master slave logic connection with frame synchronization
Figure 5.
Master slave logic connection without frame synchronization
3.5
Bias levels
To properly drive the LCD, six (Including VLCD and VSS) different voltage (Bias) levels are
generated. The ratios among these levels and VLCD, should be selected according to the
MUX ratio (m). They are established according to the following (
Figure 6.
)
OSCOUT
LR0219
STE2004S
VDD1AUX
STE2004S
FROUT
OSCIN
FRIN
OSCIN FRIN
OSCOUT
FROUT
OSCOUT
LR0220
STE2004S
VDD1AUX
STE2004S
FROUT
OSCIN FRIN
OSCOUT
FROUT
VDD1AUX
OSCIN
FRIN
VLCD
n
3
4
+
-----+
VLCD,n
2
4
+
n
-----+
VLCD,
+
n
4
------------
VLCD,
+
n
4
------------
VLCD,VSS
,
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| STE2130S | 240RGB x 320 single chip true 262K color controller/driver |
| STE26NA90 | N-Channel 900V-0.25Ω-26A-ISOTOP Fast Power MOSFET(N溝道快速功率MOSFET) |
| STE36N50 | N-CHANNEL ENHANCEMENT MODE POWER MOS TRANSISTOR IN ISOTOP PACKAGE |
| STE38NB50 | N-Channel 500V-0.11Ω-38A- ISOTOP PowerMESHTM MOSFET(N溝道MOSFET) |
| STE40NK90ZD | N-CHANNEL 900V - 0.14 - 40 A ISOTOP Super FREDMeshTM MOSFET |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| STE2007 | 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:96 x 68 Single-chip LCD controller/driver |
| STE2007_06 | 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:96 x 68 Single-chip LCD controller/driver |
| STE2007DIE2 | 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:96 x 68 Single-chip LCD controller/driver |
| STE200GRL | 制造商:Thomas & Betts 功能描述:Fittings Locknut 2inch Female |
| STE200S | 制造商:Thomas & Betts 功能描述:-200S |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。