參數(shù)資料
型號(hào)： STE10/100E
廠商： STMICROELECTRONICS
元件分類： 微控制器/微處理器
英文描述： 1 CHANNEL(S), 100M bps, LOCAL AREA NETWORK CONTROLLER, PQFP128
封裝： 14 X 20 MM, 2.70 MM HEIGHT, PLASTIC, QFP-128
文件頁(yè)數(shù)： 8/66頁(yè)
文件大?。?/td> 396K
代理商： STE10/100E
STE10/100A
16/66
Table 6. Control/Status register description
Bit #
Name
Descriptions
Default Val
RW Type
CSR0(offset = 00h), PAR - PCI Access Register
31~25
---
reserved
24
MWIE
Memory Write and Invalidate Enable.
1: enable STE10/100A to generate memory write invalidate
command. The STE10/100A will generate this command
while writing full cache lines.
0: disable generating memory write invalidate command. The
STE10/100A will use memory write commands instead.
0
R/W*
23
MRLE
Memory Read Line Enable.
1: enable STE10/100A to generate memory read line
command when read access instruction reaches the cache
line boundary. If the read access instruction doesn’t reach
the cache line boundary then the STE10/100A uses the
memory read command instead.
0
R/W*
22
---
reserved
21
MRME
Memory Read Multiple Enable.
1: enable STE10/100A to generate memory read multiple
commands when reading a full cache line. If the memory is
not cache-aligned, the STE10/100A uses the memory read
command instead.
0
R/W*
20~19
---
reserved
18,17
TAP
Transmit auto-polling in transmit suspended state.
00: disable auto-polling (default)
01: polling own-bit every 200 us
10: polling own-bit every 800 us
11: polling own-bit every 1600 us
00
R/W*
16
---
reserved
15, 14
CAL
Cache alignment. Address boundary for data burst, set after
reset
00: reserved (default)
01: 8 DW boundary alignment
10: 16 DW boundary alignment
11: 32 DW boundary alignment
00
R/W*
13 ~ 8
PBL
Programmable Burst Length. This value defines the maximum
number of DW to be transferred in one DMA transaction.
value: 0 (unlimited), 1, 2, 4, 8, 16(default), 32
000000
R/W*
7
BLE
Big or Little Endian selection.
0: little endian (e.g. INTEL)
1: big endian (only for data buffer)
0
R/W*
6 ~ 2
DSL
Descriptor Skip Length. Defines the gap between two
descriptors in the units of DW.
0
R/W*
1
BAR
Bus arbitration
0: receive operations have higher priority
1: transmit operations have higher priority
0
R/W*
相關(guān)PDF資料
PDF描述
STEL-1173/CM 8-BIT, DSP-NUM CONTROLLED OSCILLATOR, PQCC44
STEL-1375A+80 SPECIALTY MICROPROCESSOR CIRCUIT, DIP35
STEL-1376 SPECIALTY MICROPROCESSOR CIRCUIT, DIP65
STEL-1377Q SPECIALTY MICROPROCESSOR CIRCUIT, DIP63
STK1390-5S25I 0 TIMER(S), REAL TIME CLOCK, PDSO32
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
STE101P 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:10/100 Fast ethernet 3.3V transceiver
STE-1042609RFRC 功能描述:MAGNET ROUND AXIAL CHASSIS MNT 制造商:steute wireless 系列:- 零件狀態(tài):在售 形狀:圓形 磁化:軸向 材料:- 表面:- 等級(jí):- 高斯強(qiáng)度:- 尺寸:0.886" 直徑 x 0.335" 高（22.50mm x 8.50mm） 工作溫度:- 標(biāo)準(zhǔn)包裝:1
STE10A 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:PCI 10/100 Ethernet controller with integrated PHY (3.3V)
STE10-BOARD 功能描述:以太網(wǎng)開發(fā)工具 Eval Board for STE10 RoHS:否 制造商:Micrel 產(chǎn)品:Evaluation Boards 類型:Ethernet Transceivers 工具用于評(píng)估:KSZ8873RLL 接口類型:RMII 工作電源電壓:
STE110NA20 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:N - CHANNEL ENHANCEMENT MODE FAST POWER MOS TRANSISTOR
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*