- 您現在的位置：買賣IC網 > PDF目錄365670 > SP37E760-MD (STANDARD MICROSYSTEMS CORP) 3.3 V I/O CONTROLLER FOR EMBEDDED APPLICATIONS PDF資料下載
參數資料
| 型號： | SP37E760-MD |
| 廠商： | STANDARD MICROSYSTEMS CORP |
| 元件分類： | 外設及接口 |
| 英文描述： | 3.3 V I/O CONTROLLER FOR EMBEDDED APPLICATIONS |
| 中文描述： | MULTIFUNCTION PERIPHERAL, PQFP100 |
| 封裝： | TQFP-100 |
| 文件頁數： | 17/78頁 |
| 文件大小： | 510K |
| 代理商： | SP37E760-MD |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁當前第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁
SMSC DS – SP37E760
Page 17
Rev. 04/13/2001
Table 5 - Interrupt Control
FIFO
MODE
ONLY
BIT
3
0
0
INTERRUPT
IDENTIFICATION
REGISTER
BIT
2
1
INTERRUPT SET AND RESET FUNCTIONS
BIT
BIT
0
1
0
PRIORITY
LEVEL
INTERRUPT
TYPE
INTERRUPT
SOURCE
INTERRUPT
RESET CONTROL
0
1
0
1
Highest
-
None
Receiver Line
Status
None
Overrun Error,
Parity Error,
Framing Error
or Break
Interrupt
Receiver Data
Available
Reading the Line
Status Register
-
0
1
0
0
Second
Received
Data
Available
Read Receiver
Buffer or the FIFO
drops below the
trigger level.
Reading the
Receiver Buffer
Register
1
1
0
0
Second
Character
Time-out
Indication
No Characters
Have Been
Removed
From or Input
to the RCVR
FIFO during
the last 4
Character
times and there
is at least 1
character in it
during this time
Transmitter
Holding
Register Empty
0
0
1
0
Third
Transmitter
Holding
Register
Empty
Reading the IIR
Register (if Source
of Interrupt) or
Writing the
Transmitter Holding
Register
Reading the
MODEM Status
Register
0
0
0
0
Fourth
MODEM
Status
Clear to Send
or Data Set
Ready or Ring
Indicator or
Data Carrier
Detect
4.1.5
The FIFO Control register (Address Offset = 2H, DLAB = X, WRITE) appears at the same location as the IIR. This
register is used to enable and clear the FIFOs and set the RCVR FIFO trigger level. Note: DMA is not supported.
4.1.5.1
FIFO Enable, Bit 0
Setting the FIFO Enable bit to a logic “1” enables both the XMIT and RCVR FIFOs. Clearing this bit to a logic “0”
disables both the XMIT and RCVR FIFOs and clears all bytes from both FIFOs. When changing from FIFO Mode to
non-FIFO (16450) mode, data is automatically cleared from the FIFOs. This bit must be a 1 when other bits in this
register are written to or they will not be properly programmed.
4.1.5.2
RCVR FIFO Reset, Bit 1
Setting the RCVR FIFO Reset bit to a logic “1” clears all bytes in the RCVR FIFO and resets its counter logic
to 0. The shift register is not cleared. This bit is self-clearing.
4.1.5.3
XMIT FIFO Reset, Bit 2
Setting the XMIT FIFO Reset bit to a logic “1” clears all bytes in the XMIT FIFO and resets its counter logic to 0. The
shift register is not cleared. This bit is self-clearing.
FIFO CONTROL REGISTER (FCR)
相關PDF資料 |
PDF描述 |
|---|---|
| SP37E760 | 3.3 V I/O CONTROLLER FOR EMBEDDED APPLICATIONS |
| SP37E760-MC | 3.3 V I/O CONTROLLER FOR EMBEDDED APPLICATIONS |
| SP8720 | ECL two-modulus divider, with ECL10K compatible outputs |
| SP8720ADG | ECL two-modulus divider, with ECL10K compatible outputs |
| SP8720BDG | ECL two-modulus divider, with ECL10K compatible outputs |
相關代理商/技術參數 |
參數描述 |
|---|---|
| SP37E760-MT | 功能描述:輸入/輸出控制器接口集成電路 Super I/O Controller RoHS:否 制造商:Silicon Labs 產品: 輸入/輸出端數量: 工作電源電壓: 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 安裝風格:SMD/SMT 封裝 / 箱體:QFN-64 封裝:Tray |
| SP37R0FL | 制造商:TE Connectivity 功能描述:SP3 7R0 1% LOOSEFixed Resistor |
| SP38 | 制造商:BES 功能描述:3/8" x 6" Spade Bit 制造商:BES MANUFACTURING 功能描述:SPADE BIT 3/8 X 6 INCH |
| SP380 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:NOR GATES |
| SP38003 | 制造商:SIPAT 制造商全稱:SIPAT 功能描述:SAW Filter Electrical Characteristic |
發(fā)布緊急采購，3分鐘左右您將得到回復。