
PCI Express to Serial ATA Controller
Silicon Image, Inc.
5.3.9 Soft Reset PRB Structure
To send a soft reset sequence, the host driver need only fill in the PMP field (offset 0x8, bits[11:8]) and set control_soft_reset
(control field, bit 7). The SiI3531A will send a soft reset sequence to the device and wait for a “Register – Device to Host” FIS
to deliver the device signature and terminate the command. Upon successful command completion, the host may inspect the
FIS area of the slot in SiI3531A RAM (offset 0x08 through 0x1f) to determine the returned device signature. Please note that a
soft reset is executed in the same manner as other PRBs. It will be executed in the order in which it was issued. Port Ready
(Port Status, bit 31) must be one in order to issue this command. In Table 5-8, shaded areas depict valid fields in slot RAM
following successful command completion. These fields do not need to be supplied as inputs and may be in any state upon
command issuance.
31
N/A
N/A
Features / Error
Command / Status
C
R
Dev/Head
Cyl High
Features (Exp)
Cyl High (Exp)
Cyl Low (Exp)
Device Control
Reserved
Sector Count (Exp)
N/A
N/A
N/A
N/A
N/A
N/A
N/A
N/A
N/A
N/A
N/A
N/A
N/A
N/A
Data Sheet
2006 Silicon Image, Inc.
SiI-DS-0208-C
31
0
Control (0x0080)
0x00
0x04
0x08
0x0C
0x10
0x14
0x18
0x0C
0x10
0x14
0x18
0x1C
0x20
0x24
0x28
0x2C
0x30
0x34
0x38
0x3C
R
Cyl Low
R
PMP
FIS Type
Sector Number
Sector Num (Exp)
Sector Count
Table 5-8 Port Request Block For Soft Reset Command