- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄365566 > SiI3531ACNU (Silicon Image, Inc.) PCI Express to Serial ATA Controller PDF資料下載
參數(shù)資料
| 型號(hào)： | SiI3531ACNU |
| 廠商： | Silicon Image, Inc. |
| 英文描述： | PCI Express to Serial ATA Controller |
| 中文描述： | PCI Express到串行ATA控制器 |
| 文件頁(yè)數(shù)： | 26/81頁(yè) |
| 文件大?。?/td> | 553K |
| 代理商： | SII3531ACNU |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)當(dāng)前第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)
PCI Express to Serial ATA Controller
Data Sheet
5.3.5 The PRB Control Field
The Control Field (offset 0x00, bits [15:0]) is used to indicate the type of PRB and features that are desired. For a standard
ATA command, this field will normally contain a default value of 0x0000. Table 5-3 describes the bit functions for each bit in
the Control Field.
Bit
Name
The Protocol Override Field is to be used instead of the
default protocol for this command.
Allows retransmission if an error occurs during an external
command transmission.
The command FIS shall be fetched from host memory.
This feature is used to send arbitrary FISes that will not fit
in the command FIS area of the PRB.
Reserves a command slot to be used to receive an
interlocked FIS as described by the port FIS_CONFIG
register.
Indicates that the packet command associated with this
PRB will transfer data from the device to the host. This bit
must be set for all packet commands that perform read
data transfers.
Indicates that the packet command associated with this
PRB will transfer data from the host to the device. This bit
must be set for all packet commands that perform write
data transfers.
Setting this bit to one will prevent the SiI3531A from issuing
a normal successful completion interrupt for this command.
Causes the SiI3531A to issue a soft reset FIS sequence to
the device.
15:8
reserved
Must be zero
Silicon Image, Inc.
2006 Silicon Image, Inc.
SiI-DS-0208-C
26
Description
0
control_protocol_override
1
control_retransmit
2
control_external_command
3
control_receive
4
control_packet_read
5
control_packet_write
6
control_interrupt_mask
7
control_soft_reset
Table 5-3 Control Field Bit Definitions
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| SII3531 | SteelVine⑩ Host Controller |
| SII3611 | SATALink Device Bridge |
| SII3726 | SATA Port Multiplier |
| SiI3726CB | SATA Port Multiplier |
| SiI3726CBHU | SATA Port Multiplier |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| SII3611 | 制造商:SILICONIMAGE 制造商全稱:SILICONIMAGE 功能描述:SATALink Device Bridge |
| SII3611CT80-1.5 | 制造商:SILICON IMAGE 功能描述:3611CT80-1.5 |
| SII3723 | 制造商:SILICONIMAGE 制造商全稱:SILICONIMAGE 功能描述:Third Generation SATA Port Multiplier Storage Processor |
| SiI3723CNU | 制造商:Silicon Image Inc 功能描述: |
| SII3726 | 制造商:SILICONIMAGE 制造商全稱:SILICONIMAGE 功能描述:SATA Port Multiplier |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。