- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄365566 > SII3531A (Silicon Image, Inc.) PCI Express to Serial ATA Controller PDF資料下載
參數(shù)資料
| 型號： | SII3531A |
| 廠商： | Silicon Image, Inc. |
| 英文描述： | PCI Express to Serial ATA Controller |
| 中文描述： | PCI Express到串行ATA控制器 |
| 文件頁數(shù)： | 66/81頁 |
| 文件大?。?/td> | 553K |
| 代理商： | SII3531A |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁當前第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁
PCI Express to Serial ATA Controller
Data Sheet
Bit [18/2]
: Port Ready (W1C). This bit indicates that the port has become ready to accept and execute
commands. This status indicates that Port Ready (bit 31 in the Port Status register) has made a 0 to 1 transition.
Clearing this status does not change the Port Ready bit in the Port Status register and this status is not set
subsequently until the Port Ready bit changes state.
Bit [17/1]
: Command Error (W1C). This bit indicates that an error occurred during command execution. The
error type can be determined via the port error register.
Bit [16/0]
: Command Completion (W1C). This bit indicates that one or more commands have completed
execution.
6.3.7 Port Interrupt Enable Set / Port Interrupt Enable Clear
Address Offset: 1010
H
/ 1014
H
Access Type: Read/Write 1 Set/Write 1 Clear
Reset Value: 0x0000_0000
Silicon Image, Inc.
2006 Silicon Image, Inc.
SiI-DS-0208-C
66
31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 09 08 07 06 05 04 03 02 01 00
I
S
Reserved
S
Reserved
D
U
C
P
P
P
C
C
The Interrupt Enable register is controlled by these registers. Writing to the Interrupt Enable Set register sets the Interrupt
Enable bits; the enable bit is set for each corresponding bit to which a 1 is written. Writing to the Interrupt Enable Clear
register clears the Interrupt Enable bits; the enable bit is cleared for each corresponding bit to which a 1 is written. The
Interrupt Enable register may be read at either address offset.
Note that bits 8, 9, and 10 do not have an enable bit; the corresponding interrupts are enabled by corresponding threshold
registers.
Bit [31:30]
: Interrupt Steering (R/W). This bit field specifies which one of the four interrupts is to be used for
interrupts from this port. INTA is selected by 00
B
; INTB by 01
B
; INTC by 10
B
; and INTD by 11
B
.
Bit [29:12,10:8]
: Reserved (R). These bits are reserved and return zeros on a read.
Bit [11,7:0]
: Interrupt Enables (R/W1S/W1C). These bits are the interrupt enables for the corresponding bits of
the Interrupt Status register.
6.3.8 32-bit Activation Upper Address
Address Offset: 101C
H
Access Type: Read/Write
Reset Value: 0x0000_0000
31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 09 08 07 06 05 04 03 02 01 00
Upper Address
This register contains the 32-bit value written to the upper half of the Command Activation register when the lower half of that
register is written and the 32-bit Activation control bit (bit 10) is set in the Port Control register.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| SiI3531ACNU | PCI Express to Serial ATA Controller |
| SII3531 | SteelVine⑩ Host Controller |
| SII3611 | SATALink Device Bridge |
| SII3726 | SATA Port Multiplier |
| SiI3726CB | SATA Port Multiplier |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| SII3531ACNU | 制造商:Silicon Image Inc 功能描述:PCI Express to Serial ATA Controller 48-Pin QFN EP |
| SII3611 | 制造商:SILICONIMAGE 制造商全稱:SILICONIMAGE 功能描述:SATALink Device Bridge |
| SII3611CT80-1.5 | 制造商:SILICON IMAGE 功能描述:3611CT80-1.5 |
| SII3723 | 制造商:SILICONIMAGE 制造商全稱:SILICONIMAGE 功能描述:Third Generation SATA Port Multiplier Storage Processor |
| SiI3723CNU | 制造商:Silicon Image Inc 功能描述: |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。