- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄365566 > SII3531A (Silicon Image, Inc.) PCI Express to Serial ATA Controller PDF資料下載
參數(shù)資料
| 型號： | SII3531A |
| 廠商： | Silicon Image, Inc. |
| 英文描述： | PCI Express to Serial ATA Controller |
| 中文描述： | PCI Express到串行ATA控制器 |
| 文件頁數(shù)： | 64/81頁 |
| 文件大?。?/td> | 553K |
| 代理商： | SII3531A |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁當前第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁
PCI Express to Serial ATA Controller
Data Sheet
be sent. This bit should be set to the same value as derived from word 0 of the identify packet command
returned data.
Bit [4]
: LED Disable (R/W). This bit disables the operation of the LED Port Activity indicator.
Bit [3]
: Interrupt No Clear on Read (W1S). When this bit is set to one, a command completion interrupt may be
cleared only by writing a one to the Command Completion bit in the Port Interrupt Status register. When this bit
is zero, reading the Port Slot Status register may also be used to clear the Command Completion interrupt.
Bit [2]
: Port Initialize (W1S). Setting this bit to one causes all commands to be flushed from the port and all
command execution parameters to be set to an initialized state. Setting this bit to one causes the port ready bit
in the port status register to be cleared to zero. When the initialization procedure is complete, the port ready bit
will be set to one. This bit is self-clearing and will be cleared upon execution by the port.
Bit [1]
: Device Reset (W1S). Setting this bit to one causes all commands to be flushed from the port and all
command execution parameters to be set to an initialized state. Setting this bit to one causes the port ready bit
in the port status register to be cleared to zero. The port will generate the COMRESET primitive on the serial
ATA bus. When the out of band sequence and initialization procedure is complete, the port ready bit will be set
to one. This bit is self-clearing and will be cleared upon execution by the port.
Bit [0]
: Port Reset (W1S). Setting this bit to one causes the port to be held in a reset state. No commands will
be executed while in this state. All port registers and functions are reset to their initial state, except as noted
below. All commands are flushed from the port and all command execution parameters are set to an initialized
state. Setting this bit to one causes the port ready bit in the port status register to be cleared to zero. Upon
setting this bit to zero from an asserted state, the port will generate the COMRESET primitive on the serial ATA
bus. When the out of band sequence and initialization procedure is complete, the port ready bit will be set to
one. This bit is set to one by the Global reset, which is set by a PCI reset, and remains set until cleared by the
host (by writing a one to bit 0 of the Port Control Clear register).
The register bits that are not initialized by the Port Reset are:
OOB Bypass (bit 25) in Port Control (this register)
Port PHY Configuration register (all bits)
6.3.4 Port Status
Address Offset: 1000
H
Access Type: Read
Reset Value: 0x001F_0001
Silicon Image, Inc.
2006 Silicon Image, Inc.
SiI-DS-0208-C
64
31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 09 08 07 06 05 04 03 02 01 00
P
Reserved
O
Reserved
Active Slot
L
A
P
I
I
3
S
C
T
R
P
L
I
P
D
P
This register is used to determine the status of various port functions.
Bit [31]
: Port Ready (R). This bit reports the Port Ready status. The transition from 0 to 1 of this bit generates
the Port Ready Interrupt Status (bit 18/2 of the Port Interrupt Status register).
Bit [30:26,24:21]
: Reserved (R). These bits are reserved.
Bit [20:16]
: Active Slot (R). This bit field contains the slot number of the command currently being executed.
When a command error occurs, this bit field indicates the slot containing the command in error.
Bit [25,15:0]
: These bits reflect the current state of the corresponding bits in the Port Control register. Refer to
the Port Control Set register for a complete description.
相關PDF資料 |
PDF描述 |
|---|---|
| SiI3531ACNU | PCI Express to Serial ATA Controller |
| SII3531 | SteelVine⑩ Host Controller |
| SII3611 | SATALink Device Bridge |
| SII3726 | SATA Port Multiplier |
| SiI3726CB | SATA Port Multiplier |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| SII3531ACNU | 制造商:Silicon Image Inc 功能描述:PCI Express to Serial ATA Controller 48-Pin QFN EP |
| SII3611 | 制造商:SILICONIMAGE 制造商全稱:SILICONIMAGE 功能描述:SATALink Device Bridge |
| SII3611CT80-1.5 | 制造商:SILICON IMAGE 功能描述:3611CT80-1.5 |
| SII3723 | 制造商:SILICONIMAGE 制造商全稱:SILICONIMAGE 功能描述:Third Generation SATA Port Multiplier Storage Processor |
| SiI3723CNU | 制造商:Silicon Image Inc 功能描述: |
發(fā)布緊急采購，3分鐘左右您將得到回復。