- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄16215 > SI3230PPQX-EVB (Silicon Laboratories Inc)BOARD EVAL W/DISCRETE INTERFACE PDF資料下載
參數(shù)資料
| 型號： | SI3230PPQX-EVB |
| 廠商： | Silicon Laboratories Inc |
| 文件頁數(shù)： | 34/108頁 |
| 文件大?。?/td> | 0K |
| 描述： | BOARD EVAL W/DISCRETE INTERFACE |
| 標(biāo)準(zhǔn)包裝： | 1 |
| 系列： | ProSLIC® |
| 主要目的： | 接口，模擬前端（AFE） |
| 已用 IC / 零件： | Si3230 |
| 已供物品： | 板，CD |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁當(dāng)前第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁
Si3230
Preliminary Rev. 0.96
31
Not
Recommended
fo
r N
ew
D
esi
gn
s
amplitude, where rise time and period are related
through the following equation for the crest factor of a
trapezoidal waveform.
where T = ringing period, and CF = desired crest factor.
For example, to generate a 71 VPK, 20 Hz ringing
signal, the equations are as follows:
For a crest factor of 1.3 and a period of 0.05 seconds
(20 Hz), the rise time requirement is 0.0153 seconds.
In addition, the user must select the trapezoidal ringing
waveform by writing TSWS = 1 in direct Register 34.
2.4.4. Ringing DC voltage Offset
A dc offset can be added to the ac ringing waveform by
defining
the
offset
voltage
in
ROFF
(indirect
Register 19). The offset, VROFF, is added to the ringing
signal when RVO is set to 1 (direct Register 34, bit 1).
The value of ROFF is calculated as follows:
2.4.5. Linefeed Considerations During Ringing
Care must be taken to keep the generated ringing signal
within the ringing voltage rails (GNDA and VBAT) to
maintains
proper
biasing
of
the
external
bipolar
transistors. If the ringing signal nears the rails, a
distorted ringing signal and excessive power dissipation
in the external transistors will result.
To prevent this invalid operation, set the VBATH value
(direct Register 74) to a value higher than the maximum
peak ringing voltage. The discussion below outlines the
considerations and equations that govern the selection
of the VBATH setting for a particular desired peak
ringing voltage.
First, the required amount of ringing overhead voltage,
VOVR, is calculated based on the maximum value of
current through the load, ILOAD,PK, the minimum current
gain of Q5 and Q6, and a reasonable voltage required
to keep Q5 and Q6 out of saturation. For ringing signals
up to VPK =87V, VOVR = 7.5 V is a safe value.
However, to determine VOVR for a specific case, use the
equations below.
where:
NREN is the ringing REN load (max value = 5),
IOS is the offset current flowing in the line driver circuit
(max value = 2 mA), and
VAC,PK = amplitude of the ac ringing waveform.
It is good practice to provide a buffer of a few more
milliamperes for ILOAD,PK to account for possible line
leakages, etc. The total ILOAD,PK current should be
smaller than 80 mA.
where
is the minimum expected current gain of
transistors Q5 and Q6.
The minimum value for VBATH is therefore given by the
following:
The ProSLIC is designed to create a fully balanced
ringing waveform, meaning that the TIP and RING
common mode voltage, (VTIP + VRING)/2, is fixed. This
voltage
is
referred
to
as
VCM_RING
and
is
automatically set to the following:
VCMR is an indirect register which provides the
headroom by the ringing waveform with respect to the
VBATH rail. The value is set as a 4-bit setting in indirect
Register 40
with
an
LSB
voltage
of
1.5 V/LSB.
Register 40 should be set with the calculated VOVR to
provide voltage headroom during ringing.
Silicon revisions C and higher support the option to
briefly increase the maximum differential current limit
between the voltage transition of TIP and RING from
ringing to a dc linefeed state. This mode is enabled by
setting ILIMEN = 1 (direct Register 108, bit 7).
2.4.6. Ring Trip Detection
A ring trip event signals that the terminal equipment has
gone off-hook during the ringing state. The ProSLIC
performs ring trip detection digitally using its on-chip
monitor A/D converter. The functional blocks required to
implement ring trip detection is shown in Figure 14. The
primary input to the system is the Loop Current Sense
value provided by the current monitoring circuitry and
reported in direct Register 79. LCS data is processed by
the input signal processor when the ProSLIC is in the
t
RISE
3
4
---T1
1
CF
2
-----------
–
=
RNGY 20 Hz
1
2
---
1
20 Hz
----------------
8000
200
C8h
=
RNGX 71 V
PK
71
96
------
2
15
24235
5EABh
=
RCO 20 Hz, 1.3 crest factor
2
24235
0.0153
8000
--------------------------------------
396
018Ch
=
ROFF
V
ROFF
96
------------------
2
15
=
I
LOAD,PK
V
AC,PK
R
LOAD
-------------------
I
OS
+
V
AC,PK
N
REN
6.9 k
------------------
I
OS
+
==
V
OVR
I
LOAD,PK
1
+
-------------
80.6
1V
+
=
VBATH
V
AC,PK
V
ROFF
V
OVR
++
=
VCM_RING
VBATH
VCMR
–
2
----------------------------------------------
=
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| M3UFK-1636R | IDC CABLE - MKS16K/MC16M/MCF16K |
| A3RRB-1018G | IDC CABLE - APR10B/AE10G/APR10B |
| SI3225PPTX-EVB | BOARD EVAL W/DISCRETE INTERFACE |
| LGU2E181MELY | CAP ALUM 180UF 250V 20% SNAP |
| SI3225DCX-EVB | DAUGHTER CARD W/DISCRETE INTRFC |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| SI3230-X-FM | 制造商:SILABS 制造商全稱:SILABS 功能描述:PROSLIC㈢ PROGRAMMABLE CMOS SLIC WITH RINGING/BATTERY VOLTAGE GENERATION |
| SI3230-X-GM | 制造商:SILABS 制造商全稱:SILABS 功能描述:PROSLIC㈢ PROGRAMMABLE CMOS SLIC WITH RINGING/BATTERY VOLTAGE GENERATION |
| SI3232 | 制造商:SILABS 制造商全稱:SILABS 功能描述:DUAL PROGRAMMABLE CMOS SLIC WITH LINE MONITORING |
| SI3232-BQ | 功能描述:電信線路管理 IC DUAL CH SLIC RoHS:否 制造商:STMicroelectronics 產(chǎn)品:PHY 接口類型:UART 電源電壓-最大:18 V 電源電壓-最小:8 V 電源電流:30 mA 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:VFQFPN-48 封裝:Tray |
| SI3232-BQR | 制造商:Silicon Laboratories Inc 功能描述: |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。