參數(shù)資料
型號(hào): SI3230PPQX-EVB
廠(chǎng)商: Silicon Laboratories Inc
文件頁(yè)數(shù): 33/108頁(yè)
文件大小: 0K
描述: BOARD EVAL W/DISCRETE INTERFACE
標(biāo)準(zhǔn)包裝: 1
系列: ProSLIC®
主要目的: 接口,模擬前端(AFE)
已用 IC / 零件: Si3230
已供物品: 板,CD
Si3230
30
Preliminary Rev. 0.96
Not
Recommended
fo
r N
ew
D
esi
gn
s
When
the
ringing
state
is
invoked
by
writing
LF[2:0] = 100 (direct Register 64), the ProSLIC will go
into the ringing state and start the first ring. At the
expiration of RAT, the ProSLIC will turn off the ringing
waveform and will go to the on-hook transmission state.
At the expiration of RIT, ringing will again be initiated.
This process will continue as long as the two timers are
enabled and the Linefeed Control register is set to the
ringing state.
2.4.2. Sinusoidal Ringing
To configure the ProSLIC for sinusoidal ringing, the
frequency and amplitude are initialized by writing to the
following indirect registers: RCO, RNGX, and RNGY.
The equations for RCO, RNGX, RNGY are as follows:
where
and f = desired ringing frequency in hertz.
In selecting a ringing amplitude, the peak TIP-to-RING
ringing voltage must be greater than the selected on-
hook line voltage setting (VOC, direct Register 72). For
example, to generate a 70 VPK 20 Hz ringing signal, the
equations are as follows:
In addition, the user must select the sinusoidal ringing
waveform by writing TSWS = 0 (direct Register 34,
bit 0).
2.4.3. Trapezoidal Ringing
In addition to the sinusoidal ringing waveform, the
ProSLIC
supports
trapezoidal
ringing.
illustrates a trapezoidal ringing waveform with offset
VROFF.
Figure 13. Trapezoidal Ringing Waveform
To configure the ProSLIC for trapezoidal ringing, the
user should follow the same basic procedure as in the
Sinusoidal Ringing section, but using the following
equations:
RCO is a value which is added or subtracted from the
waveform to ramp the signal up or down in a linear
fashion. This value is a function of rise time, period, and
Ringing frequency
15 to 100 Hz
RCO[15:0]
Indirect Register 20
Ringing amplitude
0 to 94.5 V
RNGX[15:0]
Indirect Register 21
Ringing initial phase
Sets initial phase for
sinewave and period
for
trapezoid
RNGY[15:0]
Indirect Register 22
Common Mode Bias Adjust During Ringing
0 to 22.5 V
VCMR[3:0]
Indirect Register 40
Note:
The ProSLIC uses registers that are both directly and indirectly mapped. A “direct” register is one that is mapped
directly. An “indirect” register is one that is accessed using the indirect access registers (direct registers 28 through
31).
Table 26. Registers for Ringing Generation (Continued)
RCO
coeff
2
15
=
coeff
2
f
1000 Hz
-----------------------
cos
=
RNGX
1
4
---
1coeff
1coeff
+
------------------------
2
15
Desired V
PK 0to94.5 V
96 V
------------------------------------------------------------------------
=
RNGY
0
=
coeff
2
20
1000 Hz
-----------------------
0.99211
=
cos
=
RCO
0.99211
2
15
32509
7EFDh
==
=
RNGX
1
4
---
0.00789
1.99211
---------------------
2
15
70
96
------
376
0177h
=
RNGY
0
=
time
VROFF
T=1/freq
tRISE
VTIP-RING
RNGY
1
2
---
Period
8000
=
RNGX
Desired V
PK
96 V
-----------------------------------
2
15
=
RCO
2
RNGX
t
RISE
8000
---------------------------------
=
相關(guān)PDF資料
PDF描述
M3UFK-1636R IDC CABLE - MKS16K/MC16M/MCF16K
A3RRB-1018G IDC CABLE - APR10B/AE10G/APR10B
SI3225PPTX-EVB BOARD EVAL W/DISCRETE INTERFACE
LGU2E181MELY CAP ALUM 180UF 250V 20% SNAP
SI3225DCX-EVB DAUGHTER CARD W/DISCRETE INTRFC
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
SI3230-X-FM 制造商:SILABS 制造商全稱(chēng):SILABS 功能描述:PROSLIC㈢ PROGRAMMABLE CMOS SLIC WITH RINGING/BATTERY VOLTAGE GENERATION
SI3230-X-GM 制造商:SILABS 制造商全稱(chēng):SILABS 功能描述:PROSLIC㈢ PROGRAMMABLE CMOS SLIC WITH RINGING/BATTERY VOLTAGE GENERATION
SI3232 制造商:SILABS 制造商全稱(chēng):SILABS 功能描述:DUAL PROGRAMMABLE CMOS SLIC WITH LINE MONITORING
SI3232-BQ 功能描述:電信線(xiàn)路管理 IC DUAL CH SLIC RoHS:否 制造商:STMicroelectronics 產(chǎn)品:PHY 接口類(lèi)型:UART 電源電壓-最大:18 V 電源電壓-最小:8 V 電源電流:30 mA 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:VFQFPN-48 封裝:Tray
SI3232-BQR 制造商:Silicon Laboratories Inc 功能描述: