參數(shù)資料
型號: SAF82525
廠商: INFINEON TECHNOLOGIES AG
英文描述: Data Communications ICs
中文描述: 數(shù)據(jù)通信集成電路
文件頁數(shù): 48/126頁
文件大?。?/td> 730K
代理商: SAF82525
Semiconductor Group
48
SAB 82525
SAB 82526
SAF 82525
SAF 82526
If frames longer than 64 bytes are received, the device will repeatedly prompt to read out 32-
byte data blocks via interrupt or DMA.
In the case of several shorter frames, up to 17 may be stored in the HSCX.
If the accessible half of the RFIFO contains a frame i (or the last part of frame i), up to 16 short
frames may be stored in the other half (i + 1,. . ., i + n) meanwhile, prior to frame i being fetched
from the RFIFO.
This is illustrated in
figure 22.
For a description of a transmit and receive sequence in both Interrupt or DMA Mode, please
refer to
chapter 7.2 and 7.3.
Figure 22
Configuration of RFIFO (Short Frames)
Note:
The number of 17 frames applies e.g. for the HSCX operating in the auto or non-auto
mode (address recognition), and short frames only containing the HDLC Address and
Control field are received. Since the address is not stored, the control field is always
stored first in the RFIFO, and an additional status byte is always appended at the end
of each frame in the RFIFO, these frames will occupy two bytes.
32
Inaccessible
Accessible
32
a) Prior to
Acknowledgement
b) After
Acknowledgement
Frame
Last Part
of Frame
Frame
i + n
i + 1
Frame i + n
Frame i + 2
Frame i + 1
16
n
<
0
ITD00486
Bytes
Bytes
i
_
<
相關(guān)PDF資料
PDF描述
SAB82525N Data Communications ICs
SAB82526 Data Communications ICs
SAB82526N Data Communications ICs
SAF82525N Data Communications ICs
SAF82526 Data Communications ICs
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
SAF82525HV2.2 制造商:Lantiq 功能描述:
SAF82525HV22XP 制造商:Lantiq 功能描述:HSCX
SAF82525HV22XT 制造商:Lantiq 功能描述:HSCX
SAF82525N 制造商:INFINEON 制造商全稱:Infineon Technologies AG 功能描述:Data Communications ICs
SAF82525NV2.1 制造商:Infineon Technologies AG 功能描述: