- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄372112 > SAA5647HL (NXP Semiconductors N.V.) Enhanced TV microcontrollers with On-Screen Display (OSD)(帶全屏顯示的增強型TV控制器) PDF資料下載
參數(shù)資料
| 型號： | SAA5647HL |
| 廠商： | NXP Semiconductors N.V. |
| 英文描述： | Enhanced TV microcontrollers with On-Screen Display (OSD)(帶全屏顯示的增強型TV控制器) |
| 中文描述： | 與微控制器在強化電視屏幕顯示（OSD）（帶全屏顯示的增強型電視控制器） |
| 文件頁數(shù)： | 44/112頁 |
| 文件大小： | 436K |
| 代理商： | SAA5647HL |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁當(dāng)前第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁第109頁第110頁第111頁第112頁
2000 Jun 30
44
Philips Semiconductors
Objective specification
Enhanced TV microcontrollers with
On-Screen Display (OSD)
SAA56xx
14.1
Watchdog Timer operation
The Watchdog Timer operation is activated when bit WLE
in the Power Control SFR (PCON) is set. The Watchdog
can be disabled by software by loading the value 55H into
the Watchdog Timer Key SFR (WDTKEY). This must be
performed before entering Idle/Power-down mode to
prevent exiting the mode prematurely.
Once activated, the Watchdog Timer SFR (WDT) must be
reloaded before the timer overflows. Bit WLE must be set
to enable loading of the WDT SFR. Once loaded, bit WLE
is reset by hardware, to prevent erroneous software from
loading the WDT SFR.
The value loaded into the WDT defines the Watchdog
Interval (WI):
For 6 MHz microcontroller clock, t = 65.536 ms, and
32.768 ms for 12 MHz microcontroller clock.
The range of intervals is from WDT = 00H. This gives
16.77 ms (for 6 MHz microcontroller clock) or 8.38 ms (for
12 MHz microcontroller clock) to WDT = FFH, which gives
65.536 ms (for 6 MHz microcontroller clock) or 32.768 ms
(for 12 MHz microcontroller clock).
15 PORT ALTERNATIVE FUNCTIONS
Ports 1, 2 and 3 are shared with alternative functions to
enable control of external devices and circuits. These
functions are enabled by setting the appropriate SFR and
also writing a logic 1 to the port bit that the function
occupies.
16 PULSE WIDTH MODULATORS
The device has eight 6-bit PWM outputs for analog control
of e.g. volume, balance, bass, treble, brightness, contrast,
hue and saturation. The PWM outputs generate pulse
patterns with a repetition rate of 21.33
μ
s, with the high
time equal to the PWM SFR value multiplied by 0.33
μ
s.
The analog value is determined by the ratio of the high
time to the repetition time. A DC voltage proportional to the
PWM setting is obtained by means of an external
integration network (low-pass filter).
16.1
PWM control
The relevant PWM is enabled by setting the PWM enable
bit PWxE in the PWMx Control Register. The high time is
defined by the value PWxV<5:0>.
16.2
Tuning Pulse Width Modulator (TPWM)
The device has a single 14-bit TPWM that can be used for
Voltage Synthesis Tuning. The method of operation is
similar to the normal PWM, except that the repetition
period is 42.66
μ
s.
16.2.1
TPWM
CONTROL
Two SFRs are used to control the TPWM: TDACL and
TDACH. The TPWM is enabled by setting bit TPWE in the
TDACH SFR. The most significant bits TD<13:7> alter the
high period between 0 and 42.33
μ
s. The seven least
significant bits TD<6:0> extend certain pulses by a further
0.33
μ
s. For example, if TD<6:0> = 01H, 1 in 128 periods
will be extended by 0.33
μ
s. If TD<6:0> = 02H,
2 in 128 periods will be extended.
TheTPWMwillnotstarttooutputanewvalueuntilTDACH
has been written to. Therefore, if the value is to be
changed, TDACL should be written before TDACH.
16.3
Software ADC (SAD)
Four successive approximation ADCs can be
implemented in software by using the on-board 8-bit
Digital-to-Analog Converter (DAC) and Analog
Comparator.
16.3.1
SAD
CONTROL
The control of the required analog input is done using
channel select bits CH<1:0> in the SAD SFR. This selects
the required analog input to be passed to one of the inputs
of the comparator. The second comparator input is
generated by the DAC, whose value is set by
bits SAD<7:0> in the SAD and SADB SFRs. A comparison
between the two inputs is made when the start compare
bit ST in the SAD SFR is set. This must be at least one
instruction cycle after the SAD<7:0> value has been set.
The result of the comparison is given on VHI one
instruction cycle after bit ST is set.
16.3.2
SAD
INPUT VOLTAGE
The external analog voltage that is used for comparison
with the internally generated DAC voltage does not have
the same voltage range due to the 5 V tolerance of the pin.
ItislimitedtoV
DDP
V
tn
whereV
tn
isamaximumof0.75 V.
For further details, refer to the “SAA55XX and SAA56XX
Software Analogue to Digital Converter Application Note
SPG/AN99022”
WI
256
WDT
–
(
)
t
×
=
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| SAA5667HL | Enhanced TV microcontrollers with On-Screen Display (OSD)(帶全屏顯示的增強型TV控制器) |
| SAA5697HL | Enhanced TV microcontrollers with On-Screen Display (OSD) |
| SAA5675HL | Enhanced TV microcontrollers with On-Screen Display (OSD) |
| SAA567X | Enhanced TV microcontrollers with On-Screen Display (OSD) |
| SAA5695HL | Enhanced TV microcontrollers with On-Screen Display (OSD) |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| SAA5665 | 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:Enhanced TV microcontrollers with On-Screen Display OSD |
| SAA5665HL | 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:Enhanced TV microcontrollers with On-Screen Display OSD |
| SAA5667 | 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:Enhanced TV microcontrollers with On-Screen Display OSD |
| SAA5667HL | 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:Enhanced TV microcontrollers with On-Screen Display OSD |
| SAA5675HL | 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:Enhanced TV microcontrollers with On-Screen Display (OSD) |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。