- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄372112 > SAA5647HL (NXP Semiconductors N.V.) Enhanced TV microcontrollers with On-Screen Display (OSD)(帶全屏顯示的增強(qiáng)型TV控制器) PDF資料下載
參數(shù)資料
| 型號(hào)： | SAA5647HL |
| 廠商： | NXP Semiconductors N.V. |
| 英文描述： | Enhanced TV microcontrollers with On-Screen Display (OSD)(帶全屏顯示的增強(qiáng)型TV控制器) |
| 中文描述： | 與微控制器在強(qiáng)化電視屏幕顯示（OSD）（帶全屏顯示的增強(qiáng)型電視控制器） |
| 文件頁數(shù)： | 23/112頁 |
| 文件大?。?/td> | 436K |
| 代理商： | SAA5647HL |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁當(dāng)前第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁第109頁第110頁第111頁第112頁
2000 Jun 30
23
Philips Semiconductors
Objective specification
Enhanced TV microcontrollers with
On-Screen Display (OSD)
SAA56xx
TI
Is the transmit interrupt flag. Set by hardware at the end of the 8
th
bit time in
Mode 0, or at the beginning of the stop bit in the other modes. Must be cleared
by software.
Is the receive interrupt flag. Set by hardware at the end of the 8
th
bit time in
Mode 0, or halfway through the stop bit time in the other modes, in any serial
reception (except see SM2). Must be cleared by software.
RI
I
2
C-bus Slave Address Register (S1ADR)
ADR6 to ADR0
GC
I
2
C-bus slave address to which the device will respond
enable I
2
C-bus general call address (logic 1)
I
2
C-bus Control Register (S1CON)
CR2 to CR0
clock rate bits; CR<2:0>:
000 = 100 kHz bit rate
001 = 3.75 kHz bit rate
010 = 150 kHz bit rate
011 = 200 kHz bit rate
100 = 25 kHz bit rate
101 = 1.875 kHz bit rate
110 = 37.5 kHz bit rate
111 = 50 kHz bit rate
enable I
2
C-bus interface (logic 1)
START flag.
When this bit is set in slave mode, the hardware checks the I
2
C-bus
and generates a START condition if the bus is free or after the bus becomes free.
If the device operates in master mode, it will generate a repeated START
condition.
STOP flag.
If this bit is set in a master mode, a STOP condition is generated. A
STOP condition detected on the I
2
C-bus clears this bit. This bit may also be set
in slave mode, to recover from an error condition. In this case, no STOP
condition is generated to the I
2
C-bus, but the hardware releases the SDA and
SCL lines and switches to the not selected receiver mode. The STOP flag is
cleared by the hardware.
Serial Interrupt flag.
This flag is set and an interrupt request is generated, after
any of the following events occur:
A START condition is generated in master mode
The own slave address has been received during AA = 1
The general call address has been received while S1ADR.GC and AA = 1
Adatabytehasbeenreceivedortransmittedinmastermode(evenifarbitration
is lost)
A data byte has been received or transmitted as selected slave
A STOP or START condition is received as selected slave receiver or
transmitter. While the SI flag is set, SCL remains LOW and the serial transfer is
suspended. SI must be reset by software.
ENSI
STA
STO
SI
BITS
FUNCTION
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。