參數(shù)資料
型號(hào)： SAA2502
廠商： NXP Semiconductors N.V.
英文描述： ISO/MPEG Audio Source Decoder
中文描述： 的ISO / MPEG音頻信源解碼器
文件頁(yè)數(shù)： 38/64頁(yè)
文件大?。?/td> 318K
代理商： SAA2502
1997 Nov 17
38
Philips Semiconductors
Preliminary specification
ISO/MPEG Audio Source Decoder
SAA2502
Table 40
SPDIF user byte: 1 byte (write-only, unrestricted type, local address = 1FH)
Table 41
Explanation of bits in Tables 37, 38, 39 and 40
Notes
1.
2.
Default settings (settings value after a hard reset).
ANARTZ = logic 1 is only allowed in internal sample clock mode; FSCINP = logic 0 in clock generator control word 1.
APU coefficients are set by writing their 8-bit indices to the 4-byte APU coefficient local register block. At a hard reset,
indices LL and RR are set to 0 (no attenuation) and indices LR and RL to 255 (infinite attenuation; no crosstalk).
BIT 7
BIT 6
BIT 5
BIT 4
BIT 3
BIT 2
BIT 1
BIT 0
SPDU7
SPDU7
SPDU5
SPDU4
SPDU3
SPDU2
SPDU1
SPDU0
BIT
DESCRIPTION
SPDENA
enable SPDIF output pin:
logic 0
(1)
: SPDIF output pin is disabled
logic 1: SPDIF output pin is enabled
enable I
2
S output:
logic 0
(1)
: I
2
S output is disabled
logic 1: I
2
S output is enabled
enable analog output:
logic 0: analog output is disabled
logic 1
(1)
: analog output is enabled
analog output return-to-zero mode:
logic 0
(1)
: non return-to-zero mode; subsequent logic 1’s in analog outputs are merged
logic 1
(2)
: return-to-zero mode; subsequent logic 1’s in analog outputs are separated
I
2
S and SPDIF output sample rounding control:
00
(1)
: output rounded to 16 bits
01: output rounded to 18 bits
10: output rounded to 20 bits
11: output rounded to 22 bits
value of validity flag (V bit) in SPDIF output format:
logic 0
(1)
: valid
logic 1: not valid
value of copy permission flag (C bit) in SPDIF output format:
logic 0
(1)
: copy prohibited
logic 1: copy permitted
SPDIF code used for 22.05 kHz sample frequency; default = 0100
(1)
SPDIF code used for 24 kHz sample frequency; default = 0110
(1)
SPDIF code used for 16 kHz sample frequency; default = 0111
(1)
SPDIF user byte (content of byte is sent on SPDIF user channel); default = inactive
(1)
I2SENA
ANAENA
ANARTZ
RND1 and 0
SPD_V
SPD_C
22C3 to 22C0
24C3 to 24C0
16C3 to 16C0
SPDU7 to SPDU0
相關(guān)PDF資料
PDF描述
SAA2502H ISO/MPEG Audio Source Decoder
SAA2503 MPEG2 audio decoder(MPEG2 音頻譯碼器)
SAA2503HT MPEG2 audio decoder
SAA2505H-M1 Digital multi-channel audio IC DUET
SAA2505 Digital multi-channel audio IC DUET
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
SAA2502H 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:ISO/MPEG Audio Source Decoder
SAA2503 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:MPEG2 audio decoder
SAA2503HT 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:MPEG2 audio decoder
SAA2505 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:Digital multi-channel audio IC DUET
SAA2505H 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:Digital multi-channel audio IC DUET
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*