- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄372108 > SAA2502 (NXP Semiconductors N.V.) ISO/MPEG Audio Source Decoder PDF資料下載
參數(shù)資料
| 型號： | SAA2502 |
| 廠商： | NXP Semiconductors N.V. |
| 英文描述： | ISO/MPEG Audio Source Decoder |
| 中文描述： | 的ISO / MPEG音頻信源解碼器 |
| 文件頁數(shù)： | 33/64頁 |
| 文件大小： | 318K |
| 代理商： | SAA2502 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁當前第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁
1997 Nov 17
33
Philips Semiconductors
Preliminary specification
ISO/MPEG Audio Source Decoder
SAA2502
Table 24
Explanation of bits in Table 23
Notes
1.
DST0 values in general do not have a determined duration. However, DST0 = logic 1 lasts at least 0.4 frame period
when MPEG layer I data is decoded, and 0.8 frame period when MPEG layer II data is decoded. Table 25 indicates
the validity of the SAA2502 readable data items with respect to the decoding subprocess.
Some of the readable local register bits only have significance if INSYNC is logic 1.
2.
Table 25
Validity of the SAA2502 readable data items with respect to the decoding subprocess
Note
1.
Reading of a data item in a period when it is not valid renders undefined data
7.6.6.2
Clock generator control
Table 26
Clock generator control 1: 1 byte (write-only, unrestricted type, local address = 11H)
Table 27
Clock generator control 2: 1 byte (write-only, unrestricted type, local address = 12H)
BIT
DESCRIPTION
DST1 and DST0
By interpreting DST1 and 0, the host can synchronize to the input frame frequency and
also determine at which moment specific data items are available to be read. The value
of DST1 and 0 is only valid if flag INSYNC is set.
This is a modulo 2 frame counter, i.e. DST1 inverts at the moment the decoding of a
new frame is started. DST1 enables the host to sample the data items available flag
DST0 less frequently, meanwhile enabling the host to see if it missed a state.
Bit indicates whether data items are available to be read; note 1:
logic 0 indicates updating of data items is in progress (consequently they are invalid)
logic 1 indicates ancillary (or PAD) data, frame headers and error report are valid.
Synchronization indication:
logic 0 indicates not synchronized to input audio frame borders
logic 1 indicates synchronized to input audio frame borders; note 2.
DST1
DST0
INSYNC
DECODING FRAME n
DECODING FRAME n + 1
DST1 = 0
DST1 = 1
DST0 = 0
DST0 = 1
DST0 = 0
DST0 = 1
Not valid; note 1
ancillary data (frame n
1)
frame headers (frame n)
error report (frame n)
not valid; note 1
ancillary data (frame n)
frame headers (frame n + 1)
error report (frame n+1)
BIT 7
BIT 6
BIT 5
BIT 4
BIT 3
BIT 2
BIT 1
BIT 0
FSCINP
FSC384
FSCENA
N3b4
N3b3
N3b2
N3b1
N3b0
BIT 7
BIT 6
BIT 5
BIT 4
BIT 3
BIT 2
BIT 1
BIT 0
N2b1
N2b0
N1b3
N1b2
N1b1
N1b0
PHSRVS
PHSMOD
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| SAA2502H | ISO/MPEG Audio Source Decoder |
| SAA2503 | MPEG2 audio decoder(MPEG2 音頻譯碼器) |
| SAA2503HT | MPEG2 audio decoder |
| SAA2505H-M1 | Digital multi-channel audio IC DUET |
| SAA2505 | Digital multi-channel audio IC DUET |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| SAA2502H | 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:ISO/MPEG Audio Source Decoder |
| SAA2503 | 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:MPEG2 audio decoder |
| SAA2503HT | 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:MPEG2 audio decoder |
| SAA2505 | 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:Digital multi-channel audio IC DUET |
| SAA2505H | 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:Digital multi-channel audio IC DUET |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。