亚洲人成影视在线观看,丰满人妻被公侵犯中文电影版 ,蜜桃麻豆WWW久久国产精品

您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄25635 > S80C32XXX-16R (ATMEL CORP) 8-BIT, 16 MHz, MICROCONTROLLER, PQCC44 PDF資料下載

型號(hào)：	S80C32XXX-16R
廠商：	ATMEL CORP
元件分類：	微控制器/微處理器
英文描述：	8-BIT, 16 MHz, MICROCONTROLLER, PQCC44
封裝：	PLASTIC, LCC-44
文件頁數(shù)：	710/1021頁
文件大?。?/td>	15196K
代理商：	S80C32XXX-16R

32072H–AVR32–10/2012

AT32UC3A3

Host Global Interrupt Register

Register Name:

Access Type:

Reset Value:

DMAnINT: DMA Channel n Interrupt

This bit is set when an interrupt is triggered by the DMA channel n. This triggers a USB interrupt if the corresponding

DMAnINTE is one (UHINTE register).

This bit is cleared when the UHDMAnSTATUS interrupt source is cleared.

PnINT: Pipe n Interrupt

This bit is set when an interrupt is triggered by the endpoint n (UPSTAn). This triggers a USB interrupt if the corresponding pipe

interrupt enable bit is one (UHINTE register).

This bit is cleared when the interrupt source is served.

HWUPI: Host Wake-Up Interrupt

This bit is set when the host controller is in the suspend mode (SOFE is zero) and an upstream resume from the peripheral is

This bit is set when the host controller is in the suspend mode (SOFE is zero) and a peripheral disconnection is detected.

This bit is set when the host controller is in the Idle state (USBSTA.VBUSRQ is zero, no VBus is generated).

This interrupt is generated even if the clock is frozen by the FRZCLK bit.

HSOFI: Host Start of Frame Interrupt

This bit is set when a SOF is issued by the Host controller. This triggers a USB interrupt when HSOFE is one. When using the

host controller in low speed mode, this bit is also set when a keep-alive is sent.

This bit is cleared when the HSOFIC bit is written to one.

RXRSMI: Upstream Resume Received Interrupt

This bit is set when an Upstream Resume has been received from the Device.

This bit is cleared when the RXRSMIC is written to one.

RSMEDI: Downstream Resume Sent Interrupt

This bit set when a Downstream Resume has been sent to the Device.

This bit is cleared when the RSMEDIC bit is written to one.

RSTI: USB Reset Sent Interrupt

This bit is set when a USB Reset has been sent to the device.

This bit is cleared when the RSTIC bit is written to one.

相關(guān)PDF資料	PDF描述
S80C52CXXX-16	8-BIT, MROM, 16 MHz, MICROCONTROLLER, PQCC44
S80C52CXXX-25SHXXX	8-BIT, MROM, 25 MHz, MICROCONTROLLER, PQCC44
S80C32-20SHXXX:D	8-BIT, 20 MHz, MICROCONTROLLER, PQCC44
S80C32-20SHXXX:R	8-BIT, 20 MHz, MICROCONTROLLER, PQCC44
S80C32-40SHXXX:RD	8-BIT, 40 MHz, MICROCONTROLLER, PQCC44

相關(guān)代理商/技術(shù)參數(shù)	參數(shù)描述
S80C376CB8 WAF	制造商:Intel 功能描述:
S80C42	制造商:Intel 功能描述:
S80C51 WAF	制造商:Intel 功能描述:
S80C51-12	制造商:未知廠家制造商全稱:未知廠家功能描述:8-Bit Microcontroller
S80C51-16	制造商:未知廠家制造商全稱:未知廠家功能描述:8-Bit Microcontroller

發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。

(若只采購一條型號(hào)，填寫一行即可)

*型號(hào)	*數(shù)量	廠商	批號(hào)	封裝