參數(shù)資料
型號(hào): S71WS512N80BAEZZ0
廠商: Spansion Inc.
英文描述: Stacked Multi-Chip Product (MCP) Flash Memory and pSRAM CMOS 1.8 Volt
中文描述: 堆疊式多芯片產(chǎn)品(MCP)的閃存和移動(dòng)存儲(chǔ)芯片的CMOS 1.8伏特
文件頁(yè)數(shù): 114/142頁(yè)
文件大?。?/td> 1996K
代理商: S71WS512N80BAEZZ0
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)第98頁(yè)第99頁(yè)第100頁(yè)第101頁(yè)第102頁(yè)第103頁(yè)第104頁(yè)第105頁(yè)第106頁(yè)第107頁(yè)第108頁(yè)第109頁(yè)第110頁(yè)第111頁(yè)第112頁(yè)第113頁(yè)當(dāng)前第114頁(yè)第115頁(yè)第116頁(yè)第117頁(yè)第118頁(yè)第119頁(yè)第120頁(yè)第121頁(yè)第122頁(yè)第123頁(yè)第124頁(yè)第125頁(yè)第126頁(yè)第127頁(yè)第128頁(yè)第129頁(yè)第130頁(yè)第131頁(yè)第132頁(yè)第133頁(yè)第134頁(yè)第135頁(yè)第136頁(yè)第137頁(yè)第138頁(yè)第139頁(yè)第140頁(yè)第141頁(yè)第142頁(yè)
114
128Mb pSRAM
S71WS512NE0BFWZZ_00_A1 June 28, 2004
P r e l i m i n a r y
AC CHARACTERISTICS (Continued)
SYNCHRONOUS WRITE OPERATION (BURST MODE)
Notes
*1: Defined from the valid input edge to the High to Low transition of either ADV#, CE#1, or WE#, whichever
occurs last. And once they are determined, they must not be changed until the end of burst.
*2: The output load 50pF with 50ohm termination to V
DDQ
*0.5 V.
*3: Defined from the valid clock edge where last data-in being latched at the end of burst write to the High to
Low transition of either ADV# or CE#1 whichever occurs late for the next access.
*4: Defined from the Low to High transition of CE#1 to the High to Low transition of either ADV# or CE#1
whichever occurs late for the next access.
Parameter
Symbol
Value
Unit
Notes
Min.
Max.
Burst Write Cycle Time
t
WCB
8000
ns
Data Setup Time to Clock
t
DSCK
5
ns
Data Hold Time from CLK
t
DHCK
3
ns
WE# Low Setup Time to 1st Data In
t
WLD
30
ns
UB#, LB# Setup Time for Write
t
BS
–5
ns
*1
WE# Setup Time to CLK
t
WSCK
5
ns
WE# Hold Time from CLK
t
CKWH
5
ns
CE#1 Low to WAIT# High
t
CLTH
5
20
ns
*2
WE# Low to WAIT# High
t
WLTH
0
20
ns
*2
CE#1 High to WAIT# High-Z
t
CHTZ
20
ns
*2
WE# High to WAIT# High-Z
t
WHTZ
20
ns
*2
Burst End CE#1 Low Hold Time from CLK
t
CKCLH
5
ns
Burst End CE#1 High Setup Time to next CLK
t
CHCK
5
ns
Burst End UB#, LB# Hold Time from CLK
t
CKBH
5
ns
Burst Write Recovery Time
t
WRB
26
ns
*3
Burst Terminate Recovery
Time
BL=8,16
t
TRB
26
ns
*4
BL=Continuous
t
TRB
70
ns
*4
相關(guān)PDF資料
PDF描述
S71WS512N80BAEZZ2 Stacked Multi-Chip Product (MCP) Flash Memory and pSRAM CMOS 1.8 Volt
S71WS512N80BAEZZ3 Stacked Multi-Chip Product (MCP) Flash Memory and pSRAM CMOS 1.8 Volt
S71WS512N80BAIZZ0 Stacked Multi-Chip Product (MCP) Flash Memory and pSRAM CMOS 1.8 Volt
S71WS512N80BAIZZ2 Stacked Multi-Chip Product (MCP) Flash Memory and pSRAM CMOS 1.8 Volt
S71WS512N80BAIZZ3 Stacked Multi-Chip Product (MCP) Flash Memory and pSRAM CMOS 1.8 Volt
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
S71WS512N80BAEZZ2 制造商:SPANSION 制造商全稱:SPANSION 功能描述:Stacked Multi-Chip Product (MCP) Flash Memory and pSRAM CMOS 1.8 Volt
S71WS512N80BAEZZ3 制造商:SPANSION 制造商全稱:SPANSION 功能描述:Stacked Multi-Chip Product (MCP) Flash Memory and pSRAM CMOS 1.8 Volt
S71WS512N80BAIZZ0 制造商:SPANSION 制造商全稱:SPANSION 功能描述:Stacked Multi-Chip Product (MCP) Flash Memory and pSRAM CMOS 1.8 Volt
S71WS512N80BAIZZ2 制造商:SPANSION 制造商全稱:SPANSION 功能描述:Stacked Multi-Chip Product (MCP) Flash Memory and pSRAM CMOS 1.8 Volt
S71WS512N80BAIZZ3 制造商:SPANSION 制造商全稱:SPANSION 功能描述:Stacked Multi-Chip Product (MCP) Flash Memory and pSRAM CMOS 1.8 Volt