參數(shù)資料
型號： S1R72803F00A100
元件分類： 微控制器/微處理器
英文描述： 1 CHANNEL(S), 400M bps, SERIAL COMM CONTROLLER, PQFP100
封裝： 0.40 MM PITCH, PLASTIC, QFP20-184
文件頁數(shù)： 67/115頁
文件大?。?/td> 833K
代理商： S1R72803F00A100
S1R72803F00A
EPSON
51
Address Register Name
Bit Symbol
R/W
Description
H.Rst S.Rst B.Rst
0x11
HW_Revision
7: HW_Revision[7]
6: HW_Revision[6]
5: HW_Revision[5]
4: HW_Revision[4]
R
Indicate Hard Ware Revison Number
0x03
3: HW_Revision[3]
2: HW_Revision[2]
1: HW_Revision[1]
0: HW_Revision[0]
Hardware Revision Register
The HW_Revision Register indicates the revision number of a chip.
Address Register Name
Bit Symbol
R/W
Description
H.Rst S.Rst B.Rst
0x18
LinkCtl_H
7: PassSelfID
0: Non PassSelfID
1: Self–ID to DMA FIFO
6: PassPhyPkt
0: Non Pass PHY Packet
1: PHY Pkt to DMA FIFO
5: PassBrPkt
0: Non Pass BusRst Packet
1: BusRst Pkt to DMA FIFO
4: EnPosWB
R/W 0: Disable Posted WB
1: Enable Posted WB
0x00
–
3: EnPosWQ
0: Disable Poosted WQ
1: Enable Posted WQ
2: APHY
0: PHY 1394.a uncorrespond 1: PHY 1394.a correspond
1: EnAcc
0: Ack Acceleration Disable 1: Ack Acceleration Enable
0: Cmstr
0: Cycle Master Not Capabl 1: Cycle Master Capable
LINK Core Control Register Higher Rank
This register controls the functions of the LINK core.
Bit7 Pass Self-ID Packet
Setting this bit to “1” captures a Self-ID packet received by the LINK core into the buffer.
Bit6 Pass PHY Packet
When requesting the PHY Register for a register write, this bit is set to “1”. After the execution, this bit is
cleared.
Bit5 Pass BusReset Packet
Setting this bit to “1” captures a BusReset packet received by the LINK core into the buffer.
Bit4 Enable Posted Block Write
Setting this bit to “1” enables the Posted Write function for a Block Write Request.
Bit3 Enable Posted Quadlet Write
Setting this bit to “1” enables the Posted Write function for a Quadlet Write Request.
Bit2 APHY
Indicates whether the PHY conforms to 1394.a or not.
1: Conforms to PHY 1394.a
0: Does not conform to PHY 1394.a
Bit1 Enable Ack Acceleration
Indicates the setting of Ack Acceleration.
1: Ack Acceleration enable
0: Ack Acceleration disable
Bit0 cmstr
When the self node is Cycle Master capable and a root, this bit becomes “1”.
If the self node does not become a root in the Self-ID processing when this bit is set after the Bus Reset, this
bit is cleared.
相關PDF資料
PDF描述
S1R72C05B08 UNIVERSAL SERIAL BUS CONTROLLER, PBGA121
S1R72C05B10 UNIVERSAL SERIAL BUS CONTROLLER, PBGA121
S1R72V17B00A UNIVERSAL SERIAL BUS CONTROLLER, PBGA60
S1R72V18B10 UNIVERSAL SERIAL BUS CONTROLLER, PBGA121
S1R72V27B05 UNIVERSAL SERIAL BUS CONTROLLER, PBGA60
相關代理商/技術參數(shù)
參數(shù)描述
S1R72803F00A200 功能描述:IC LINK CTRLR 1394 IDE-66 184QFP RoHS:否 類別:集成電路 (IC) >> 接口 - 控制器 系列:- 標準包裝:4,900 系列:- 控制器類型:USB 2.0 控制器 接口:串行 電源電壓:3 V ~ 3.6 V 電流 - 電源:135mA 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:36-VFQFN 裸露焊盤 供應商設備封裝:36-QFN（6x6） 包裝:* 其它名稱:Q6396337A
S1R72805F00A2 功能描述:IC LINK CTRLR 1394 IDE100 100QFP RoHS:否 類別:集成電路 (IC) >> 接口 - 控制器 系列:- 標準包裝:4,900 系列:- 控制器類型:USB 2.0 控制器 接口:串行 電源電壓:3 V ~ 3.6 V 電流 - 電源:135mA 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:36-VFQFN 裸露焊盤 供應商設備封裝:36-QFN（6x6） 包裝:* 其它名稱:Q6396337A
S1R72901F00A 功能描述:IC LINK CTRLR/PHY 1394 100-QFP RoHS:否 類別:集成電路 (IC) >> 接口 - 控制器 系列:- 標準包裝:4,900 系列:- 控制器類型:USB 2.0 控制器 接口:串行 電源電壓:3 V ~ 3.6 V 電流 - 電源:135mA 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:36-VFQFN 裸露焊盤 供應商設備封裝:36-QFN（6x6） 包裝:* 其它名稱:Q6396337A
S1R72901F00A200 功能描述:IC PHY CONT 2PORT 1394A 100-QFP RoHS:否 類別:集成電路 (IC) >> 接口 - 控制器 系列:- 標準包裝:4,900 系列:- 控制器類型:USB 2.0 控制器 接口:串行 電源電壓:3 V ~ 3.6 V 電流 - 電源:135mA 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:36-VFQFN 裸露焊盤 供應商設備封裝:36-QFN（6x6） 包裝:* 其它名稱:Q6396337A
S1R72C05 制造商:EPSON 制造商全稱:EPSON 功能描述:Support for control, bulk, interrupt, and isochronous transfers
發(fā)布緊急采購，3分鐘左右您將得到回復。

采購需求

(若只采購一條型號，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

*型號 *數(shù)量 廠商 批號 封裝
添加更多采購

我的聯(lián)系方式

*
*
*