- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄98069 > S1R72803F00A100 1 CHANNEL(S), 400M bps, SERIAL COMM CONTROLLER, PQFP100 PDF資料下載
參數(shù)資料
| 型號(hào)： | S1R72803F00A100 |
| 元件分類： | 微控制器/微處理器 |
| 英文描述： | 1 CHANNEL(S), 400M bps, SERIAL COMM CONTROLLER, PQFP100 |
| 封裝： | 0.40 MM PITCH, PLASTIC, QFP20-184 |
| 文件頁(yè)數(shù)： | 57/115頁(yè) |
| 文件大?。?/td> | 833K |
| 代理商： | S1R72803F00A100 |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)當(dāng)前第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)第98頁(yè)第99頁(yè)第100頁(yè)第101頁(yè)第102頁(yè)第103頁(yè)第104頁(yè)第105頁(yè)第106頁(yè)第107頁(yè)第108頁(yè)第109頁(yè)第110頁(yè)第111頁(yè)第112頁(yè)第113頁(yè)第114頁(yè)第115頁(yè)
S1R72803F00A
42
EPSON
Address Register Name
Bit Symbol
R/W
Description
H.Rst S.Rst B.Rst
0x00
MainIntStat
7:SubIntStat
R(W)
0: None
1: Sub Interrupt Occurred
6: TxIsoCmp
R(W)
0: None
1: ISO Pkt Transmit Done
5: RxDmaCmp
R(W)
0: None
1: Packet Reception
4: TxAsyCmp
R(W)
0: None
1: AckCode Reception
0x00
–
3: HwSBP2Cmp R(W)
0: None
1: HwSBP2 Process Complete
2: IDE_DmaCmp R(W)
0: None
1: IDE DMA Transmit Complete
1: IDE_INTRQ
R(W)
0: None
1: IDE Interface Interrupt
0: BusReset
R(W)
0: None
1: Bas Reset Detected
8.1.4 Detail Description of Register
(The base address of this register is 0x100000.)
Main Interrupt Status Register
When this IC interrupts the CPU, the CPU first reads this register to handle it, indicating which Interrupt Status
Register is a factor of this interrupt.
Subsequent to reading this register, the SubIntStat (Bit 7) reads an Interrupt Status Register associated with each
bit to confirm which bit is an interrupt source and appropriately handle it. After that, it writes the read value
to the Interrupt Status Register to clear the bit. In the case the interrupt factor still remains, however, the bit is
not cleared.
When one of 7 bits of the TxIsoCmp, RxDmaCmp, TxAsyCmp, HwSBP2Cmp, IDE_DmaCmp, IDE_INTRQ,
and BusReset other than above is an interrupt source, this register clears the bit by writing the read value.
Note) The bits of this register control the XInt of output pin. Writing to this register negates the XInt once even if the
interrupt factor remains, asserting the XInt after a certain period. (Ready for a timer or edge interrupt).
Bit7 Sub Interrupt Status
When an interrupt factor exists at each bit shown at the SubIntStat Register, this bit becomes “1”.
Bit 6 Isochronous Packet Transmit Complete
When an ISO Packet Transmit is complete, this bit becomes “1”.
Bit5 Receive Packet DMA Complete
When a received packet is written to the Receive Buffer Area, this bit becomes “1”.
Bit4 Asynchronous Packet Transmit Complete
When an Ack packet to an Async Transmit packet is received, this bit becomes “1”.
The Ack code is written to the footer area of the Transmit Packet Header.
Bit 3 HwSBP2 Process Complete
When a HwSBP2 processing is complete, this bit becomes “1”.
Bit2 IDE DMA Transmit Complete
When an IDE I/F DMA Transmit is complete, this bit becomes “1”.
Bit1 IDE Interface Interrupt
When the INTRQ signal is asserted to the IDE I/F, this bit becomes “1”.
Bit0 BusReset Detected
When a BusReset signal is detected on the 1394 Serial Bus, this bit becomes “1”.
When it issues a BusReset, this bit becomes “1” as well.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| S1R72C05B08 | UNIVERSAL SERIAL BUS CONTROLLER, PBGA121 |
| S1R72C05B10 | UNIVERSAL SERIAL BUS CONTROLLER, PBGA121 |
| S1R72V17B00A | UNIVERSAL SERIAL BUS CONTROLLER, PBGA60 |
| S1R72V18B10 | UNIVERSAL SERIAL BUS CONTROLLER, PBGA121 |
| S1R72V27B05 | UNIVERSAL SERIAL BUS CONTROLLER, PBGA60 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| S1R72803F00A200 | 功能描述:IC LINK CTRLR 1394 IDE-66 184QFP RoHS:否 類別:集成電路 (IC) >> 接口 - 控制器 系列:- 標(biāo)準(zhǔn)包裝:4,900 系列:- 控制器類型:USB 2.0 控制器 接口:串行 電源電壓:3 V ~ 3.6 V 電流 - 電源:135mA 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:36-VFQFN 裸露焊盤(pán) 供應(yīng)商設(shè)備封裝:36-QFN（6x6） 包裝:* 其它名稱:Q6396337A |
| S1R72805F00A2 | 功能描述:IC LINK CTRLR 1394 IDE100 100QFP RoHS:否 類別:集成電路 (IC) >> 接口 - 控制器 系列:- 標(biāo)準(zhǔn)包裝:4,900 系列:- 控制器類型:USB 2.0 控制器 接口:串行 電源電壓:3 V ~ 3.6 V 電流 - 電源:135mA 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:36-VFQFN 裸露焊盤(pán) 供應(yīng)商設(shè)備封裝:36-QFN（6x6） 包裝:* 其它名稱:Q6396337A |
| S1R72901F00A | 功能描述:IC LINK CTRLR/PHY 1394 100-QFP RoHS:否 類別:集成電路 (IC) >> 接口 - 控制器 系列:- 標(biāo)準(zhǔn)包裝:4,900 系列:- 控制器類型:USB 2.0 控制器 接口:串行 電源電壓:3 V ~ 3.6 V 電流 - 電源:135mA 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:36-VFQFN 裸露焊盤(pán) 供應(yīng)商設(shè)備封裝:36-QFN（6x6） 包裝:* 其它名稱:Q6396337A |
| S1R72901F00A200 | 功能描述:IC PHY CONT 2PORT 1394A 100-QFP RoHS:否 類別:集成電路 (IC) >> 接口 - 控制器 系列:- 標(biāo)準(zhǔn)包裝:4,900 系列:- 控制器類型:USB 2.0 控制器 接口:串行 電源電壓:3 V ~ 3.6 V 電流 - 電源:135mA 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:36-VFQFN 裸露焊盤(pán) 供應(yīng)商設(shè)備封裝:36-QFN（6x6） 包裝:* 其它名稱:Q6396337A |
| S1R72C05 | 制造商:EPSON 制造商全稱:EPSON 功能描述:Support for control, bulk, interrupt, and isochronous transfers |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。