參數(shù)資料
型號: S1R72803F00A100
元件分類: 微控制器/微處理器
英文描述: 1 CHANNEL(S), 400M bps, SERIAL COMM CONTROLLER, PQFP100
封裝: 0.40 MM PITCH, PLASTIC, QFP20-184
文件頁數(shù): 62/115頁
文件大?。?/td> 833K
代理商: S1R72803F00A100
S1R72803F00A
46
EPSON
LINK Core Interrupt Status Register 0
The value of each bit of this register indicates the status of a corresponding interrupt source. If these bits become
“1” when the associated bit of the LINKIntEnb0 Register is “1”, this register asserts the interrupt signal to the
CPU.
The CPU reads this register after receiving the interrupt signal to locate an interrupt source. By writing the read
value again, it clears these bits.
Bit7 Unknown Expected Channel
When a packet of ISO channel not set in the CHANNEL_AVAILABLE Register is detected, this bit becomes
“1”.
It is enabled when the WonIRM = “1” of IRM IDStat Register (the self node is IRM).
Bit6 DuplicateChannelDetected
When a packet of a same channel is detected in the ISO period of 1 cycle, this bit becomes “1”.
It is enabled when the WonIRM = “1” of IRM IDStat Register (the self node is IRM).
Bit5 ISO Arbitration Failed
When an ISO packet transmit request is received but a SubAction Gap is detected before it is transmitted, this
bit becomes “1”.
Bit4 ISO Arbitration Failed
When a Cycle_START packet is received but a SubAction Gap cannot be detected even after the
ISOCHRONOUS_CYCLE_TIME has passed, this bit becomes “1”.
Bit3 Cycle Timer Over Flow
When the CYCLE_TIMER overflows, this bit becomes “1”.
Bit2 Local Cycle Event Occurred
When an local cycle event occurs, this bit becomes “1”.
Bit1 Cycle Start Packet Lost
When the CYCLE_START_PACKET does not exist over two local cycle events, this bit becomes “1”.
Bit0 CycleStartPkt Arbitration Failed
When a CYCLE_START_PACKET cannot be transmitted before the SubActionGap after a local cycle event
occurs, this bit becomes “1”. This bit is enabled when cmstr = “1”.
Address Register Name
Bit Symbol
R/W
Description
H.Rst S.Rst B.Rst
0x05
LinkIntStat0
7: UnExpCh
R(W)
0: None
1: Unknown Expected Channel
6: DupliCh
R(W)
0: None
1: DuplicateChannelDetected
5: IsoArbFaild
R(W)
0: None
1: Iso Arbtration Failed
4: CycTooLong
R(W)
0: None
1: ISO Arbitration Failed
0x00
3: CycOverFlw
R(W)
0: None
1: Cycle Timer Over Fullow
2: CycEvent
R(W)
0: None
1: Local Cycle Event Occured
1: CycLost
R(W)
0: None
1: Cycle Start Packet Lost
0: CycArbFail
R(W)
0: None
1: CycleStartPkt Arbtration Fail
相關(guān)PDF資料
PDF描述
S1R72C05B08 UNIVERSAL SERIAL BUS CONTROLLER, PBGA121
S1R72C05B10 UNIVERSAL SERIAL BUS CONTROLLER, PBGA121
S1R72V17B00A UNIVERSAL SERIAL BUS CONTROLLER, PBGA60
S1R72V18B10 UNIVERSAL SERIAL BUS CONTROLLER, PBGA121
S1R72V27B05 UNIVERSAL SERIAL BUS CONTROLLER, PBGA60
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
S1R72803F00A200 功能描述:IC LINK CTRLR 1394 IDE-66 184QFP RoHS:否 類別:集成電路 (IC) >> 接口 - 控制器 系列:- 標(biāo)準(zhǔn)包裝:4,900 系列:- 控制器類型:USB 2.0 控制器 接口:串行 電源電壓:3 V ~ 3.6 V 電流 - 電源:135mA 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:36-VFQFN 裸露焊盤 供應(yīng)商設(shè)備封裝:36-QFN(6x6) 包裝:* 其它名稱:Q6396337A
S1R72805F00A2 功能描述:IC LINK CTRLR 1394 IDE100 100QFP RoHS:否 類別:集成電路 (IC) >> 接口 - 控制器 系列:- 標(biāo)準(zhǔn)包裝:4,900 系列:- 控制器類型:USB 2.0 控制器 接口:串行 電源電壓:3 V ~ 3.6 V 電流 - 電源:135mA 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:36-VFQFN 裸露焊盤 供應(yīng)商設(shè)備封裝:36-QFN(6x6) 包裝:* 其它名稱:Q6396337A
S1R72901F00A 功能描述:IC LINK CTRLR/PHY 1394 100-QFP RoHS:否 類別:集成電路 (IC) >> 接口 - 控制器 系列:- 標(biāo)準(zhǔn)包裝:4,900 系列:- 控制器類型:USB 2.0 控制器 接口:串行 電源電壓:3 V ~ 3.6 V 電流 - 電源:135mA 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:36-VFQFN 裸露焊盤 供應(yīng)商設(shè)備封裝:36-QFN(6x6) 包裝:* 其它名稱:Q6396337A
S1R72901F00A200 功能描述:IC PHY CONT 2PORT 1394A 100-QFP RoHS:否 類別:集成電路 (IC) >> 接口 - 控制器 系列:- 標(biāo)準(zhǔn)包裝:4,900 系列:- 控制器類型:USB 2.0 控制器 接口:串行 電源電壓:3 V ~ 3.6 V 電流 - 電源:135mA 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:36-VFQFN 裸露焊盤 供應(yīng)商設(shè)備封裝:36-QFN(6x6) 包裝:* 其它名稱:Q6396337A
S1R72C05 制造商:EPSON 制造商全稱:EPSON 功能描述:Support for control, bulk, interrupt, and isochronous transfers