- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄98069 > S1R72803F00A100 1 CHANNEL(S), 400M bps, SERIAL COMM CONTROLLER, PQFP100 PDF資料下載
參數(shù)資料
| 型號(hào)： | S1R72803F00A100 |
| 元件分類： | 微控制器/微處理器 |
| 英文描述： | 1 CHANNEL(S), 400M bps, SERIAL COMM CONTROLLER, PQFP100 |
| 封裝： | 0.40 MM PITCH, PLASTIC, QFP20-184 |
| 文件頁(yè)數(shù)： | 30/115頁(yè) |
| 文件大?。?/td> | 833K |
| 代理商： | S1R72803F00A100 |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)當(dāng)前第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)第98頁(yè)第99頁(yè)第100頁(yè)第101頁(yè)第102頁(yè)第103頁(yè)第104頁(yè)第105頁(yè)第106頁(yè)第107頁(yè)第108頁(yè)第109頁(yè)第110頁(yè)第111頁(yè)第112頁(yè)第113頁(yè)第114頁(yè)第115頁(yè)
S1R72803F00A
EPSON
17
7.3 IEEE1394 HARDWARE SBP-2 CONTROL
The hardware SBP2 of this IC automatically executes a
PageTable fetch and data transfer according to the
Serial Bus Protocol 2 after receiving specifications of
its PageTable Size and Address. The control of the
SBP2 is performed by accessing the internal register.
Data transfer is controlled by the transmission and
reception of signals to and from the PHY-LINK interface
and the transmission/reception of a series of packets are
automatically executed by having access to the internal
SRAM area. The functions of this block are as follows.
This Block,
(1) Receives specifications of a Page Table Size, Page
Table Address, Speed Code, and Max Payload Size,
etc. to automatically execute a PageTable fetch and
data transfer according to the Serial Bus Protocol 2.
(2) Can transfer data the equivalent of max. 24-page
elements at one time. If no PageTable exists, you
can transfer data by directly specifying a data length
as a Page Table Size.
(3) Allows you to perform the pause, resume, or reset
during data transfer. Though the register value is
retained even after the reset, the state machine is
restored to the initial state. You can check transfer
condition through the register any time.
(4) Immediately enters the error pause when an error
arises during data transfer by which you can check
an error cause through the register. The resume
from the error pause will pick up the transaction
where the error arose.
(5) Allows you to transfer data if you specify the
omission of the PageTable fetch or Page Element
No. to start data.
7.5 BUILT-IN CPU
Regarding the built-in CPU, refer to the S1C33208/204/
202 TECHNICAL MANUAL (and S1C33 Family ASIC
Macro Manual).
In the built-in CPU core, however, a DMA controller
and A/D converter are not integrated; this part is different
from the description on the DMA controller and A/D
converter given in TECHNICAL MANUAL (and Macro
Manual). A low speed oscillation circuit (OSC1) is not
available.
7.4 IDE INTERFACE CONTROL
This IC contains a block to control the IDE interface. Its
functions are as follows.
This block,
(1) Accesses the IDE bus by having access to the
Program mode of the CPU.
The access to the data port of the CPU is available
only in PIO mode.
(2) Can monitor various kinds of signals of the IDE
interface.
(3) Controls the link-up of function blocks in accordance
with the control signals and operation end signal
from the DMA control circuit.
(4) Manages the condition of data transfer in DMA
mode of the IDE by the HDMARQ/XHDMACK
signal.
(5) Reads and writes the data of data bus DD15-0 of
IDE from and to the FIFO in the 1394LINKCORE
by the XHIOR/XHIOW signal.
If the FIFO becomes full or empty to disable data
transfer, this block suspends data transfer with
specified timing.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| S1R72C05B08 | UNIVERSAL SERIAL BUS CONTROLLER, PBGA121 |
| S1R72C05B10 | UNIVERSAL SERIAL BUS CONTROLLER, PBGA121 |
| S1R72V17B00A | UNIVERSAL SERIAL BUS CONTROLLER, PBGA60 |
| S1R72V18B10 | UNIVERSAL SERIAL BUS CONTROLLER, PBGA121 |
| S1R72V27B05 | UNIVERSAL SERIAL BUS CONTROLLER, PBGA60 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| S1R72803F00A200 | 功能描述:IC LINK CTRLR 1394 IDE-66 184QFP RoHS:否 類別:集成電路 (IC) >> 接口 - 控制器 系列:- 標(biāo)準(zhǔn)包裝:4,900 系列:- 控制器類型:USB 2.0 控制器 接口:串行 電源電壓:3 V ~ 3.6 V 電流 - 電源:135mA 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:36-VFQFN 裸露焊盤 供應(yīng)商設(shè)備封裝:36-QFN（6x6） 包裝:* 其它名稱:Q6396337A |
| S1R72805F00A2 | 功能描述:IC LINK CTRLR 1394 IDE100 100QFP RoHS:否 類別:集成電路 (IC) >> 接口 - 控制器 系列:- 標(biāo)準(zhǔn)包裝:4,900 系列:- 控制器類型:USB 2.0 控制器 接口:串行 電源電壓:3 V ~ 3.6 V 電流 - 電源:135mA 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:36-VFQFN 裸露焊盤 供應(yīng)商設(shè)備封裝:36-QFN（6x6） 包裝:* 其它名稱:Q6396337A |
| S1R72901F00A | 功能描述:IC LINK CTRLR/PHY 1394 100-QFP RoHS:否 類別:集成電路 (IC) >> 接口 - 控制器 系列:- 標(biāo)準(zhǔn)包裝:4,900 系列:- 控制器類型:USB 2.0 控制器 接口:串行 電源電壓:3 V ~ 3.6 V 電流 - 電源:135mA 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:36-VFQFN 裸露焊盤 供應(yīng)商設(shè)備封裝:36-QFN（6x6） 包裝:* 其它名稱:Q6396337A |
| S1R72901F00A200 | 功能描述:IC PHY CONT 2PORT 1394A 100-QFP RoHS:否 類別:集成電路 (IC) >> 接口 - 控制器 系列:- 標(biāo)準(zhǔn)包裝:4,900 系列:- 控制器類型:USB 2.0 控制器 接口:串行 電源電壓:3 V ~ 3.6 V 電流 - 電源:135mA 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:36-VFQFN 裸露焊盤 供應(yīng)商設(shè)備封裝:36-QFN（6x6） 包裝:* 其它名稱:Q6396337A |
| S1R72C05 | 制造商:EPSON 制造商全稱:EPSON 功能描述:Support for control, bulk, interrupt, and isochronous transfers |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。