- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄25640 > S1C7XXXF00E199 16-BIT, 90 MHz, RISC MICROCONTROLLER, PQFP PDF資料下載
參數(shù)資料
| 型號(hào)： | S1C7XXXF00E199 |
| 元件分類： | 微控制器/微處理器 |
| 英文描述： | 16-BIT, 90 MHz, RISC MICROCONTROLLER, PQFP |
| 文件頁(yè)數(shù)： | 151/196頁(yè) |
| 文件大?。?/td> | 1650K |
| 代理商： | S1C7XXXF00E199 |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)第98頁(yè)第99頁(yè)第100頁(yè)第101頁(yè)第102頁(yè)第103頁(yè)第104頁(yè)第105頁(yè)第106頁(yè)第107頁(yè)第108頁(yè)第109頁(yè)第110頁(yè)第111頁(yè)第112頁(yè)第113頁(yè)第114頁(yè)第115頁(yè)第116頁(yè)第117頁(yè)第118頁(yè)第119頁(yè)第120頁(yè)第121頁(yè)第122頁(yè)第123頁(yè)第124頁(yè)第125頁(yè)第126頁(yè)第127頁(yè)第128頁(yè)第129頁(yè)第130頁(yè)第131頁(yè)第132頁(yè)第133頁(yè)第134頁(yè)第135頁(yè)第136頁(yè)第137頁(yè)第138頁(yè)第139頁(yè)第140頁(yè)第141頁(yè)第142頁(yè)第143頁(yè)第144頁(yè)第145頁(yè)第146頁(yè)第147頁(yè)第148頁(yè)第149頁(yè)第150頁(yè)當(dāng)前第151頁(yè)第152頁(yè)第153頁(yè)第154頁(yè)第155頁(yè)第156頁(yè)第157頁(yè)第158頁(yè)第159頁(yè)第160頁(yè)第161頁(yè)第162頁(yè)第163頁(yè)第164頁(yè)第165頁(yè)第166頁(yè)第167頁(yè)第168頁(yè)第169頁(yè)第170頁(yè)第171頁(yè)第172頁(yè)第173頁(yè)第174頁(yè)第175頁(yè)第176頁(yè)第177頁(yè)第178頁(yè)第179頁(yè)第180頁(yè)第181頁(yè)第182頁(yè)第183頁(yè)第184頁(yè)第185頁(yè)第186頁(yè)第187頁(yè)第188頁(yè)第189頁(yè)第190頁(yè)第191頁(yè)第192頁(yè)第193頁(yè)第194頁(yè)第195頁(yè)第196頁(yè)
6 FUNCTIONS
6-8
EPSON
S1C17 FAMILY S1C17 CORE MANUAL
6.3.5 Address Misaligned Interrupt
The load instructions that access memory or I/O areas are characteristic in that the data size to be transferred is
predetermined for each instruction used, and that the accessed addresses must be aligned with the respective data-
size boundaries.
Instruction
Transfer data size
Address
ld.b/ld.ub
Byte (8 bits)
Byte boundary (applies to all addresses)
ld
16 bits
16-bit boundary (least significant address bit = 0)
ld.a
32 bits
32-bit boundary (two least significant address bits = 00)
If the specified address in a load instruction does not satisfy this condition, the processor assumes an address
misaligned interrupt and performs interrupt handling. Even in this case the load instruction is executed as the least
significant bit or the two low-order bits of the address set to 0. The PC value saved to the stack in interrupt handling
is the address of the load instruction that caused the interrupt.
This interrupt does not occur in the program branch instructions as the least significant bit of the PC is always fixed
to 0. The same applies to the vector for interrupt handling.
6.3.6 NMI
An NMI is generated when the nmi_n input on the processor is asserted low. When an NMI occurs, the processor
performs interrupt handling after it has finished executing the instruction currently underway.
6.3.7 Maskable External Interrupts
The S1C17 Core can accept up to 32 types of maskable external interrupts (however, the first three interrupt causes
use the save vector address as the reset interrupt, address misaligned interrupt, and NMI). It is only when the IE
(interrupt enable) flag in the PSR is set that the processor accepts a maskable external interrupt. Furthermore, their
acceptable interrupt levels are limited by the IL (interrupt level) field in the PSR. The interrupt levels (0–7) in the
IL field dictate the interrupt levels that can be accepted by the processor, and only interrupts with priority levels
higher than that are accepted. Interrupts with the same interrupt level as IL cannot be accepted.
The IE flag can be set in the software. When an interrupt occurs, the IE flag is cleared to 0 (interrupts disabled)
after the PSR is saved to the stack, and the maskable interrupts remain disabled until the IE flag is set in the handler
routine or the handler routine is terminated by the reti instruction that restores the PSR from the stack. The IL
field is set to the priority level of the interrupt that occurred.
Multiple interrupts or the ability to accept another interrupt during interrupt handling if its priority is higher than
that of the currently serviced interrupt can easily be realized by setting the IE flag in the interrupt handler routine.
When the processor is reset, the PSR is initialized to 0 and the maskable interrupts are therefore disabled, and the
interrupt level is set to 0 (interrupts with priority levels 1–7 enabled).
The following describes how the maskable interrupts are accepted and processed by the processor.
(1) Suspends the instructions currently being executed.
The interrupt is accepted synchronously with the rising edge of the system clock at the end of the cycle of the
currently executed instruction.
(2) Saves the contents of the PC (current value) and PSR to the stack (SP), in that order.
(3) Clears the IE flag in the PSR and copy the priority level of the accepted interrupt to the IL field.
(4) Reads the vector for the interrupt from the vector address in the vector table, and sets it in the PC. The processor
then branches to the interrupt handler routine.
In the interrupt handler routine, the reti instruction should be executed at the end of processing. In the reti
instruction, the saved data is restored from the stack in order of the PC and PSR, and the processing returns to the
suspended instructions.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| S2041 | PHOTO TRANSISTOR DETECTOR |
| S3P44R10 | TRIGGER OUTPUT SOLID STATE RELAY, 4000 V ISOLATION-MAX |
| S3S12P128J0VQK | 16-BIT, MROM, 1.05 MHz, MICROCONTROLLER, PQFP80 |
| MC9S12P128J0CFTR | 16-BIT, FLASH, 1.05 MHz, MICROCONTROLLER, QCC48 |
| MC3S12P128J0VFTR | 16-BIT, MROM, 1.05 MHz, MICROCONTROLLER, QCC48 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| S1C88349 | 制造商:EPSON 制造商全稱:EPSON 功能描述:8-bit Single Chip Microcomputer |
| S1C88649 | 制造商:EPSON 制造商全稱:EPSON 功能描述:8-bit Single Chip Microcomputer |
| S1C88650 | 制造商:EPSON 制造商全稱:EPSON 功能描述:8-bit Single Chip Microcomputer |
| S1C88655 | 制造商:EPSON 制造商全稱:EPSON 功能描述:8-bit Single Chip Microcomputer |
| S1C88816 | 制造商:EPSON 制造商全稱:EPSON 功能描述:8-bit Single Chip Microcomputer |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。