- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄370028 > PXAC37 (NXP Semiconductors N.V.) XA 16-bit microcontroller family 32K/1024 OTP CAN transport layer controller 1 UART, 1 SPI Port, CAN 2.0B, 32 CAN ID Filters, transport layer co-proce PDF資料下載
參數(shù)資料
| 型號： | PXAC37 |
| 廠商： | NXP Semiconductors N.V. |
| 英文描述： | XA 16-bit microcontroller family 32K/1024 OTP CAN transport layer controller 1 UART, 1 SPI Port, CAN 2.0B, 32 CAN ID Filters, transport layer co-proce |
| 中文描述： | 的XA 16位微控制器系列32K/1024檢察官可以傳輸層控制器1的UART，1個SPI端口，CAN 2.0B總線，32可以讀取器，傳輸層合作proce |
| 文件頁數(shù)： | 42/68頁 |
| 文件大小： | 368K |
| 代理商： | PXAC37 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁當(dāng)前第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁
Philips Semiconductors
Preliminary specification
XA-C3
XA 16-bit microcontroller family
32K/1024 OTP CAN transport layer controller
1 UART, 1 SPI Port, CAN 2.0B, 32 CAN ID filters, transport layer co-processor
2000 Jan 25
35
XA-C3 OVERVIEW
Introduction
The XA-C3 is a member of the Philips XA (eXtended Architecture)
family of high performance 16–bit single–chip microcontrollers.
Combined in the XA-C3 are an array of standard microcontroller
peripherals, a powerful CAN 2.0A/B controller, and a unique CAN
”Message Management” engine which provides integrated hardware
support for most
CAN T
ransport
L
ayer
(CTL
) protocols.
Integrated into the XA-C3 microcontroller is the CAN Controller Core
from the award–winning
1
Philips SJA1000
C
AN (2.0A/B)
D
ata
L
ink
L
ayer (
CDLL
) device. Since 1986, CAN Users have developed
high–level
CAN
T
ransport
L
ayers. The XA-C3 implements many
such
CTL
concepts in hardware, ncluding automatic assembly of
multi–frame Fragmented messages. In fact, the XA-C3 is the first
chip with hardware
CTL
support. The CAN module embedded in the
XA-C3 provides far greater CAN functionality and power than any
existing CAN product, including the SJA 1000 itself
CTL protocols such as Device Net, CANopen and OSEK deliver
long Messages distributed over many CAN Frames (see Figure 34).
1
C
AN
i
n
A
utomation 1997
This method is called Fragmented (or, in European terminology,
Segmented) messaging. The individual frames, forming a complete
CTL message, are interleaved on the CAN bus together with frames
belonging to other (unrelated) CTL/CAN messages. The XA-C3
transparently re–assembles up to 32 concurrent, interleaved CTL
Messages in hardware as directed by a new, powerful ID Screener
technology with 32 Screeners and 32 DMA channels. An on–chip,
512–byte, CTL/CAN Message Buffer RAM provides single–chip
storage for Receive and Transmit. This Buffer RAM is easily
extended (off–chip) to accommodate up to 32 messages of 256
bytes each.
The XA-C3 provides these powerful CAN 2.0A/B and
CTL
features
while maintaining
pin and function compatibility
with the present
XA-G3; the new CAN Rx/Tx pins have been assigned to XA-G3
no–connects. Thus, today’s XA-G3 based products can incorporate
CTL
/CAN in new designs. XA-G3 software is preserved while
XA-C3 features immediately upgrade present XA-G3 board layouts
to
CTL
/CAN. Additionally, the FullCAN (CAN) features of the XA-C3
can be used independently of
CTL
.
8–Byte
8–Byte
8–Byte
8–Byte
8–Byte
8–Byte
8–Byte
8–Byte
8–Byte
CTL Message–A
CTL Message–B
CTL Message–C
CTL Message–D
8–Byte
8–Byte
CAN
Data Frame
CAN bus
SU01335
Figure 34. Interleaved CAN Data Frames
Definition of Terms
Standard and Extended CAN Frames
See Figure 35.
Acceptance Filtering
The process a CAN device implements (usually) in hardware to
determine if a CAN frame should be accepted or ignored and, if
accepted, to store that frame in a pre–assigned Message Object.
Message Object
A Receive RAM Buffer of pre–specified size (up to 256 bytes for
CTL messages) and associated with a particular Acceptance Filter
or, a Transmit RAM Buffer which the User preloads with all
necessary data to transmit a complete CAN Data Frame.
CAN Arbitration ID
An 11–bit (Standard CAN 2.0A Frame) or 29–bit (Extended CAN
2.0B Frame) identifierfield placed in the CAN Frame Header. This
ID field is used to arbitrate Frame access to the CAN bus. Also used
in
Acceptance Filtering
for CAN Frame reception and Transmit
Pre–Arbitration.
Screener ID
A 30–bit field extracted from the incoming message which is then
used in
acceptance filtering
. The screener ID includes the
CAN
Arbitration ID
and the IDE bit, and can include up to 2 Data Bytes.
These 30 extracted bits are the information qualified by
Acceptance
Filtering
.
Match ID
A 30–bit field pre–specified by the User to which the incoming
Screener I
D is compared. Individual
Match Id
s for each of the 32
objects are programmed by the User into designated memory
mapped registers.
Mask
A 29–bit field pre–specified by the User which can override (
Mask
) a
Match ID
comparison at any particular bit (or, combination of bits) in
an
Acceptance Filter
. Individual
Mask
s, one for each
Message
Object
, are programmed by the User in designated
MMR
s.
Individual
Mask
patterns assure that singleReceive Objects can
Screen for multiple acknowledged
CTL
/CAN Frames and thus
minimize the numberof Receive Objects that must be dedicated to
such lower priorityFrames. This ability to
Mask
individual
Message
Objects
is an important new
CTL
feature.
CTL
CAN Transport Layer. A generic term for any high–level protocol,
which extends the capabilities of CAN while employing the CAN
physical layer, CAN frame format and, adheres to the CAN
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| PXB16050U | NPN microwave power transistor |
| PY08-02 | INDUSTRIERELAIS FASSUNG PCB |
| PY08-02186697 | SOCKET PCB |
| PY14 | INDUSTRIERELAIS CHASSIS MONTAGESOCKEL |
| PY14-02 | INDUSTRIERELAIS LEITERPL MONTAGESOCKEL |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| PXAC37KBA | 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:XA 16-bit microcontroller family 32K/1024 OTP CAN transport layer controller 1 UART, 1 SPI Port, CAN 2.0B, 32 CAN ID Filters, transport layer co-proce |
| PXAC37KBBD | 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:XA 16-bit microcontroller family 32K/1024 OTP CAN transport layer controller 1 UART, 1 SPI Port, CAN 2.0B, 32 CAN ID Filters, transport layer co-proce |
| PXAC37KFA | 功能描述:16位微控制器 - MCU OTP32K/1K 32 MHZ CAN EXT PLCC RoHS:否 制造商:Texas Instruments 核心:RISC 處理器系列:MSP430FR572x 數(shù)據(jù)總線寬度:16 bit 最大時鐘頻率:24 MHz 程序存儲器大小:8 KB 數(shù)據(jù) RAM 大小:1 KB 片上 ADC:Yes 工作電源電壓:2 V to 3.6 V 工作溫度范圍:- 40 C to + 85 C 封裝 / 箱體:VQFN-40 安裝風(fēng)格:SMD/SMT |
| PXAC37KFA/00,512 | 功能描述:IC XA MCU 16BIT 32K OTP 44-PLCC RoHS:是 類別:集成電路 (IC) >> 嵌入式 - 微控制器， 系列:XA 標(biāo)準(zhǔn)包裝:250 系列:56F8xxx 核心處理器:56800E 芯體尺寸:16-位 速度:60MHz 連通性:CAN，SCI，SPI 外圍設(shè)備:POR，PWM，溫度傳感器，WDT 輸入/輸出數(shù):21 程序存儲器容量:40KB（20K x 16） 程序存儲器類型:閃存 EEPROM 大小:- RAM 容量:6K x 16 電壓 - 電源 (Vcc/Vdd):2.25 V ~ 3.6 V 數(shù)據(jù)轉(zhuǎn)換器:A/D 6x12b 振蕩器型:內(nèi)部 工作溫度:-40°C ~ 125°C 封裝/外殼:48-LQFP 包裝:托盤 配用:MC56F8323EVME-ND - BOARD EVALUATION MC56F8323 |
| PXAC37KFBD | 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:XA 16-bit microcontroller family 32K/1024 OTP CAN transport layer controller 1 UART, 1 SPI Port, CAN 2.0B, 32 CAN ID Filters, transport layer co-proce |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。