- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄365372 > PT7A6632J (Pericom Semiconductor Corp.) PT7A6632 32-Channel HDLC Controller PDF資料下載
參數(shù)資料
| 型號(hào)： | PT7A6632J |
| 廠商： | Pericom Semiconductor Corp. |
| 英文描述： | PT7A6632 32-Channel HDLC Controller |
| 中文描述： | PT7A6632 32通道HDLC控制器 |
| 文件頁數(shù)： | 15/61頁 |
| 文件大?。?/td> | 379K |
| 代理商： | PT7A6632J |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁當(dāng)前第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁
Data Sheet
PT7A6632 32-Channel HDLC Controller
PT019(05/02)
Ver:2
15
|||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||
Figure 12. Block Diagram of Receive Bit-Level Processor
Receive
Interface
Elastic
Buffer
Deformat
&
Fill/Mask
Filter
(32 Channels)
TCLK
State/Control Signal
RRED
RSER
RSYNC
RCLK
To/From
Memory
Manager
Receive Bit-Level Processor
The block diagram of the Receive Bit-Level Processor is shown
in Figure 12. The receive bit-level processor accept serial data
from the T1/E1 trunk interface, perform HDLC deformat (pro-
cesses flags, abort, deletes zeroes, checks FCS, filters time-fill
bits), or other non-HDLC functions and assemble the processed
bit, including HDLC header, into bytes and sends them into
the external memory. The CPU sets up the channel operation
in a set of linked buffers (referred as receive command/data
buffer) in the external memory. Refer to Figure 26 and 27 in
the Section “External Memory Organization and Definition”.
Timing
Generally, the starting of a data frame received from the T1/E1
trunk interface is not correlated with that of a transmit frame.
As PT7A6632 uses same 8-bit memory bus for data writing
and reading, an elastic buffer is adopted to coordinate the data
access on the bus.
The received data stream is clocked into the elastic buffer by
the RCLK and then clocked out to the Deformat and Rate
Adapt circuit by the TCLK. In this way, the data flow on the
memory bus is simple and coordinated. The data is sampled
and processed in rising edge (SIS = 0) or falling edge (SIS = 1)
of the RCLK. See Figure 14-17.
The RSYNC is used for receive frame synchronization.
Data Rate Adaptation
Reverse process of data rate adaptation of transmission. Illus-
trated in Figure 13.
Receive Mornitor
The PT7A6632 monitors the Receive Red Alarm (RRED) in-
put. Once the PT7A6632 detects RRED high, it will stop data
processing in all receive channels and reports by writing the
Status byte. The synchronization will be restored by TMAX
and RSYNC signals.
The PT7A6632 performs data validity check (checks CRC) for
the received data. Once the PT7A6632 finds any errors in the
CRC, the receive interface will stop data processing in current
channel until detects a new HDLC flag byte. The situation is
reported to the external memory. Details are shown in Table 11
for STATUS byte, ABRT, FCER and SHER bits in Section “Ex-
ternal Memory Organization and Definition”.
Hyperchannel
Three standard ISDN hyperchannel options (two for T1, one
for CEPT PCM-30) are available by setting HCS0 and HCS1
as well as T1/CEPT pins. See Table 3 and Figure 11.
The channels can also be randomly grouped into flexible
hyperchannel (with HCS0 HCS1 = 00). A hyperchannel can
contains any number of 32 64kb/s channels. Details is illus-
trated in Section “External Memory Organization and Defini-
tion” and Table 10.
Channel Operation Modes
See receive command buffer in Section “External Memory Or-
ganization and Definition” for details (Figure 27).
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| PT7C5022 | Crystal Oscillator Module ICs |
| PT7C5022AxATA | Crystal Oscillator Module ICs |
| PT7C5022AxATAE | Crystal Oscillator Module ICs |
| PT7C5022A5A | DIODE ZENER 150MW 36V 0603 |
| PT7C5022BxATA | Crystal Oscillator Module ICs |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| PT7A7511 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:4.63V Reset Active Low Supervisor? |
| PT7A7512 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:4.38V Reset Active Low Supervisor? |
| PT7A7513 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:3.08V Reset Active Low Supervisor? |
| PT7A7513WEX | 功能描述:IC SUPERVISOR 3.08V 8SOIC RoHS:是 類別:集成電路 (IC) >> PMIC - 監(jiān)控器 系列:- 其它有關(guān)文件:STM6905 View All Specifications 標(biāo)準(zhǔn)包裝:1 系列:- 類型:多壓監(jiān)控器 監(jiān)視電壓數(shù)目:5 輸出:開路漏極或開路集電極 復(fù)位:低有效 復(fù)位超時(shí):最小為 140 ms 電壓 - 閥值:2.188V，2.955V，可調(diào)，可調(diào)，可調(diào) 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:8-TSSOP，8-MSOP（0.118"，3.00mm 寬） 供應(yīng)商設(shè)備封裝:8-TSSOP 包裝:Digi-Reel® 產(chǎn)品目錄頁面:1197 (CN2011-ZH PDF) 其它名稱:497-8728-6 |
| PT7A7514 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:2.93V Reset Active Low Supervisor? |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。