參數(shù)資料
型號(hào)： PT7A6632J
廠商： Pericom Semiconductor Corp.
英文描述： PT7A6632 32-Channel HDLC Controller
中文描述： PT7A6632 32通道HDLC控制器
文件頁(yè)數(shù)： 14/61頁(yè)
文件大?。?/td> 379K
代理商： PT7A6632J
Data Sheet
PT7A6632 32-Channel HDLC Controller
PT019(05/02)
Ver:2
14
|||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||
Tri-State Serial Data Output TSER
The TSER can be set to different state by setting TSEREN pin
and FILL/MASK byte in the transmit command buffer. See
Table 4.
Table 4. Output Selection on TSER
When TSEREN = 0, and FILL/MASK bit = 0, the TSER output
line is in high impedance. This feature allows to connect up to
eight PT7A6632 devices together to realize subrate TDM trans-
mission.
Channel Operation Modes
The transmit channels can be set in the following operation
modes by CPU in transmit command buffer. See MODE byte in
the transmit command buffer for details (Figure 24).
HDLC Mode
In HDLC mode, the Transmit Processor generates flags, abort
and idle code, inserts zero-bit, count the Frame Check Se-
quences (FCS) for the data.
In HDLC mode, it is programmable to attach a number of flags
to the end of HDLC frame as time-fill sequence. The number of
flags is specified in the transmit data buffer.
The PT7A6632 counts the intentionally inserted zeroes based
on HDLC format. These intentionally inserted zeroes may be
counted as intraframe time-fill bits. In this case, the programmed
flag number will be adjusted according to the counting result.
Reset the device will make all channels in HDLC mode.
Non-HDLC Data Mode
In non-HDLC data mode, the data from memory directly trans-
mit on TSER.
In non-HDLC data channel mode (DMI mode 0 or 1), CF/P bit
of STATUS byte of allocated data buffer should be reset to
ensure uninterrupted data transmit.
N
E
R
R
E
S
T
K
S
A
M
/
L
L
I
F
R
R
E
S
T
n
o
t
p
O
O
1
0
1
a
d
n
e
S
0
0
t
p
o
e
n
a
d
e
p
m
i
g
H
1
1
a
d
d
n
e
S
0
1
a
d
d
n
e
S
Non-HDLC Signaling Mode
The non-HDLC signaling requires no special consideration in
transmit data processing.
In non-HDLC signaling mode, CF/P bit of STATUS byte of
allocated data buffer should be reset to ensure uninterrupted
data transmit. The PT7A6632 assumes that no more than 2
linked data buffers are allocated to the signaling channel by
the CPU. Details are shown in Section “External Memory Or-
ganization and Definition” and Tables 8 and 14.
Loop Mode
When a transmit channel is specified in Loop Mode, the
PT7A6632 will send the data of this channel into an interme-
diate buffer in PT7A6632 in channel period while sends the
data to TSER output. The data then will be sent back to the
external memory via a receive channel in Loop Mode. Each
time only one transmit and one receive channel can be speci-
fied in Loop Mode. The transmit loop channel number and
receive loop channel number are not necessarily identical. The
Loop Mode does not support hyperchannel.
If only a transmit loop channel is defined without a receive
loop channel defined, the loop operation can not be performed.
Reset the device will delete all Loop Mode.
Logical Inversion
If a transmit channel is set in inversion mode, data including
flag, ABORT and FCS bits will be inverted bit by bit when
transmit processing. Device reset sets all channel in inversion
mode.
Data Transmission Order
The PT7A6632 transmits data bytes in the same time sequence
as they are arranged in ascending addresses in the external
buffers. For a certain channel, the data at byte address m is
transmitted first, the data at address m+1 is transmitted next,
and so on while the data bytes are in the same buffer. After the
data in a data buffer is exhausted, the PT7A6632 starts to trans-
mit the next byte from the next buffer whose address is speci-
fied in the current buffer. The transition to the next buffer is
transparent to the CPU while the flow of actual data is main-
tained. This natural sequence of data flow is maintained for
flexible hyperchannels, as well.
The PT7A6632 transmits the LSB (D0) of a data byte first;
then the next LSB second; and the MSB (D7) last. The only
exception is that the MSB of the HDLC FCS (CRC-CCITT) is
transmitted first; the LSB transmitted last.
相關(guān)PDF資料
PDF描述
PT7C5022 Crystal Oscillator Module ICs
PT7C5022AxATA Crystal Oscillator Module ICs
PT7C5022AxATAE Crystal Oscillator Module ICs
PT7C5022A5A DIODE ZENER 150MW 36V 0603
PT7C5022BxATA Crystal Oscillator Module ICs
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
PT7A7511 制造商:未知廠家 制造商全稱(chēng):未知廠家 功能描述:4.63V Reset Active Low Supervisor?
PT7A7512 制造商:未知廠家 制造商全稱(chēng):未知廠家 功能描述:4.38V Reset Active Low Supervisor?
PT7A7513 制造商:未知廠家 制造商全稱(chēng):未知廠家 功能描述:3.08V Reset Active Low Supervisor?
PT7A7513WEX 功能描述:IC SUPERVISOR 3.08V 8SOIC RoHS:是 類(lèi)別:集成電路 (IC) >> PMIC - 監(jiān)控器 系列:- 其它有關(guān)文件:STM6905 View All Specifications 標(biāo)準(zhǔn)包裝:1 系列:- 類(lèi)型:多壓監(jiān)控器 監(jiān)視電壓數(shù)目:5 輸出:開(kāi)路漏極或開(kāi)路集電極 復(fù)位:低有效 復(fù)位超時(shí):最小為 140 ms 電壓 - 閥值:2.188V，2.955V，可調(diào)，可調(diào)，可調(diào) 工作溫度:-40°C ~ 85°C 安裝類(lèi)型:表面貼裝 封裝/外殼:8-TSSOP，8-MSOP（0.118"，3.00mm 寬） 供應(yīng)商設(shè)備封裝:8-TSSOP 包裝:Digi-Reel® 產(chǎn)品目錄頁(yè)面:1197 (CN2011-ZH PDF) 其它名稱(chēng):497-8728-6
PT7A7514 制造商:未知廠家 制造商全稱(chēng):未知廠家 功能描述:2.93V Reset Active Low Supervisor?
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫(xiě)一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*