- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄365372 > PT7A6632J (Pericom Semiconductor Corp.) PT7A6632 32-Channel HDLC Controller PDF資料下載
參數(shù)資料
| 型號： | PT7A6632J |
| 廠商： | Pericom Semiconductor Corp. |
| 英文描述： | PT7A6632 32-Channel HDLC Controller |
| 中文描述： | PT7A6632 32通道HDLC控制器 |
| 文件頁數(shù)： | 10/61頁 |
| 文件大?。?/td> | 379K |
| 代理商： | PT7A6632J |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁當(dāng)前第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁
Data Sheet
PT7A6632 32-Channel HDLC Controller
PT019(05/02)
Ver:2
10
|||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||
Transmit Bit-Level Processor
The block diagram of the Transmit Bit-Level Processor is
shown in Figure 5. The external memory stores data to be trans-
mitted and the channel operation modes in a set of linked
buffers (referred as Transmit Data/Command Buffers) in the
external memory. Refer to Figure 23 and 24 in the External
Memory Organization and Definition.
For transmit, the PT7A6632 reads the data from external
memory, formats it in HDLC format (generates flags, abort and
idle code, inserts zero-bit, counts the Frame Check Sequences),
non-HDLC signaling format or non-HDLC data format, adapts
data rate, and sends the processed data to TSER output via the
Transmit Interface.
Timing
TCLK clocks data bit stream out at its falling edge. TMAX is
multiframe synchronization signal from the T1/E1 trunk inter-
face. SIS decides the TMAX is sampled in rising or falling
edge of TCLK . PT7A6632 processes data channel by channel
for the data transmission under control of channel counter in
the Transmit Interface. See Figure 7-10.
Data Rate Adaptation
The PT7A6632 can adapt the data rate of sub-64kb/s (n x 8kb/
s, n = 1 - 8) to the standard 64kb/s bearer rate. A FILL/MASK
byte in the transmit command buffer is applied to the data bit
by bit to perform data rate adaptation. An example is shown in
the Figure 6.
Transmit
Interface
Format
&
Rate Adapt
(32 Channels)
To/From
Memory
Manager
TCLK
TSER
TSEREN
TMAX
State/Control Signals
Figure 5. Block Diagram of Transmit Bit-Level Processor
A B C D E F G H
J K L M N O P Q
MSB
LSB
Data Bytes to Be Transmitted
1 0 1 1 1 0 0 0
FILL/MASK Pattern
FILL/MASK
0 = A fill bit of 1 or high Z (see TSEREN)
1 = Insert bit of data byte starting with LSB
1 1 1 H G F 1 E 1 1 1 D C B 1 A 1 1 1 Q P O . . .
T1/CEPT PCM-30 Serial Output
TS m in Frame n TS m in Frame n+1 TS m in Frame n+2
LSB
Transmitted Data
Figure 6. 32kb/s Subrate Operation - Single Transmit Channel
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| PT7C5022 | Crystal Oscillator Module ICs |
| PT7C5022AxATA | Crystal Oscillator Module ICs |
| PT7C5022AxATAE | Crystal Oscillator Module ICs |
| PT7C5022A5A | DIODE ZENER 150MW 36V 0603 |
| PT7C5022BxATA | Crystal Oscillator Module ICs |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| PT7A7511 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:4.63V Reset Active Low Supervisor? |
| PT7A7512 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:4.38V Reset Active Low Supervisor? |
| PT7A7513 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:3.08V Reset Active Low Supervisor? |
| PT7A7513WEX | 功能描述:IC SUPERVISOR 3.08V 8SOIC RoHS:是 類別:集成電路 (IC) >> PMIC - 監(jiān)控器 系列:- 其它有關(guān)文件:STM6905 View All Specifications 標(biāo)準(zhǔn)包裝:1 系列:- 類型:多壓監(jiān)控器 監(jiān)視電壓數(shù)目:5 輸出:開路漏極或開路集電極 復(fù)位:低有效 復(fù)位超時:最小為 140 ms 電壓 - 閥值:2.188V，2.955V，可調(diào)，可調(diào)，可調(diào) 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:8-TSSOP，8-MSOP（0.118"，3.00mm 寬） 供應(yīng)商設(shè)備封裝:8-TSSOP 包裝:Digi-Reel® 產(chǎn)品目錄頁面:1197 (CN2011-ZH PDF) 其它名稱:497-8728-6 |
| PT7A7514 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:2.93V Reset Active Low Supervisor? |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。