參數(shù)資料
型號: PPC440SP-RNC667C
廠商: APPLIEDMICRO INC
元件分類: 微控制器/微處理器
英文描述: PowerPC 440SP Embedded Processor
中文描述: 32-BIT, 667 MHz, RISC PROCESSOR, PBGA783
封裝: 29 X 29 MM, 1 MM PITCH, ROHS COMPLIANT, PLASTIC, FCBGA-783
文件頁數(shù): 12/85頁
文件大小: 615K
代理商: PPC440SP-RNC667C
PowerPC 440SP Embedded Processor
12
AMCC Proprietary
Revision 1.23 - Sept 26, 2006
Data Sheet
24-bit address, 16MB address space
Peripheral Device pacing with external “Ready”
Latch data on Ready, synchronous or asynchronous
Programmable access timing per device
– 256 Wait States for non-burst
– 32 Burst Wait States for first access and up to 8 Wait States for subsequent accesses
– Programmable CSon, CSoff relative to address
– Programmable OEon, WEon, WEoff (1 to 4 clock cycles) relative to CS
Programmable address mapping
Ethernet Controller Interface
The Ethernet support interfaces to the physical layer, but the PHY is not included on the chip.
Features include:
One 10/100/1000 interface running in full- and half-duplex modes
– One full Media Independent Interface (MII) with 4-bit parallel data transfer
– One Gigabit Media Independent Interface (GMII)
I2O/DMA Controller
The I20/DMA controller provides support for I20 messaging and two DMA controllers (DMA0 and DMA1). I2O
manages message frame address (MFA) FIFOs or queues in memory in response to I2O register reads and writes
and transfers message frames. The DMAs provide normal memory access support to ease the CPU burden.
I2O features include:
I2O pull- and push-messaging methods
Dynamic message frame size
Programmable FIFO size (4096 64-bit MFAs maximum)
64-bit and 32-bit MFA sizes
Three interrupt gathering methods
Registered MFA prefetch and posting
32-bit inbound and outbound doorbell registers
Four 32-bit scratch pad registers
DMA features include:
Programmable Command Pointer FIFO and Completion FIFO size (up to 2048 DMA operations queued)
512-byte/1KB buffering for DMA0/DMA1
Simultaneous fill and drain (PLB read/write pipelining)
Any source PLB address to any destination address
No memory alignment restrictions on source or destination
32-byte command descriptor block
Maximum transfer size of 16MB
64-bit addressing
Prefetch indicators for PCI-X buffer management (DMA1 only)
Optional RAID 5 and RAID 6 Acceleration Hardware
The 440SP provides integrated acceleration hardware that implements high throughput RAID 5 and RAID 6
algorithms to compute the single parity P for RAID 5, and dual parity P & Q for RAID 6. RAID 5 is used to recover
data in the case of a single disk drive failure, and RAID 6 provides for data recovery if two disk drives fail.
The 440SP offers a choice of two XOR engines for computing the P parity. The first choice is available with the
XOR/DMA2 acceleration unit and is used for RAID 5. The second choice for XOR parity computation, along with
the RAID 6 Galois Field GF(2
8
)-based polynomial computations, resides inside the Memory Queue functional block
相關(guān)PDF資料
PDF描述
PPC50505
PPC511
PPC603EFACT MPC603e Host Processor Fact Sheet
PPC604EFACT MPC604e Microprocessor Fact Sheet (discontinued)
PPD56-10 Logic IC
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
PPC-46 功能描述:電源變壓器 115/230Vac 50/60Hz 1.5VA RoHS:否 制造商:Triad Magnetics 功率額定值:12 VA 初級電壓額定值:115 V / 230 V 次級電壓額定值:12 V / 24 V 安裝風(fēng)格:SMD/SMT 一次繞組:Dual Primary Winding 二次繞組:Dual Secondary Winding 長度:2.5 in 寬度:2 in 高度:1.062 in
PPC460EX-NUA1000T 制造商:AppliedMicro 功能描述:32 BIT POWERPC CORE, UP TO 1.2 GHZ, 2 10/100/1G ETHERNET, US - Trays
PPC460EX-NUA1200T 制造商:AppliedMicro 功能描述:32 BIT POWERPC CORE, UP TO 1.2 GHZ, 2 10/100/1G ETHERNET, US - Trays
PPC460EX-NUA600T 制造商:AppliedMicro 功能描述:MPU 460EX RISC 128-Bit 90nm 600MHz 1.8V/2.5V/3.3V 728-Pin TEBGA Tray 制造商:AMCC 功能描述:32 BIT POWERPC CORE, UP TO 1.2 GHZ, 2 10/100/1G ETHERNET, US - Trays
PPC460EX-NUA800T 制造商:AppliedMicro 功能描述:MPU 460EX RISC 128-Bit 90nm 800MHz 1.8V/2.5V/3.3V 728-Pin TEBGA Tray 制造商:AMCC 功能描述:32 BIT POWERPC CORE, UP TO 1.2 GHZ, 2 10/100/1G ETHERNET, US - Trays