- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄368097 > PPC440SP-RNC667C (APPLIEDMICRO INC) PowerPC 440SP Embedded Processor PDF資料下載
參數(shù)資料
| 型號(hào)： | PPC440SP-RNC667C |
| 廠商： | APPLIEDMICRO INC |
| 元件分類： | 微控制器/微處理器 |
| 英文描述： | PowerPC 440SP Embedded Processor |
| 中文描述： | 32-BIT, 667 MHz, RISC PROCESSOR, PBGA783 |
| 封裝： | 29 X 29 MM, 1 MM PITCH, ROHS COMPLIANT, PLASTIC, FCBGA-783 |
| 文件頁數(shù)： | 10/85頁 |
| 文件大?。?/td> | 615K |
| 代理商： | PPC440SP-RNC667C |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁當(dāng)前第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁
PowerPC 440SP Embedded Processor
10
AMCC Proprietary
Revision 1.23 - Sept 26, 2006
Data Sheet
– 32- and 64-byte burst transfers
– 166MHz, maximum 5.2GB/s (simultaneous read and write)
– Processor:Bus clock ratios of N:1 and N:2
OPB
– Dynamic bus sizing: 32-, 16-, and 8-bit data path
– 32-bit address
– 83.33MHz, maximum 333MB/s
DCR
– 32-bit data path
– 10-bit address
On-Chip SRAM/L2 Cache
Features include:
Four banks of 64KB each for a total of 256KB
Configurable as either L2 cache or SRAM
Memory cycles supported:
– Single beat read and write, 1 to 16 bytes
– Quadword Read and Write burst for 12-bit master
– Guarded memory accesses on 4KB boundaries
Sustainable 2.6GB/s peak bandwidth at 166MHz
Use as an L2 cache improves processor performance and reduces the PLB load
– Cache coherency maintained by a hardware snoop mechanism on the Low Latency (LL) PLB or by
software
– Data Array and Tag Array parity
– Unified data and instruction cache
– Four-way set associative
– 36-bit addressing
– Full LRU replacement algorithm
– Write through, look aside
Use as Ethernet packet store allows Ethernet packets to be held for processing by the Ethernet core
DDR PCI-X Interface
The DDR PCI-X interface allows connection of PCI and PCI-X devices to the PowerPC processor and local
memory. There are three separate interfaces supporting 32- and 64-bit PCI-X buses in DDR mode. All three
interfaces can be configured for either host or adapter mode. PCI 32/64-bit legacy mode, compatible with PCI
Version 2.3, is also supported.
Features include:
PCI-X 2.0
– Split transactions
– Frequency to 266MHz
– 32- and 64-bit address/data bus
– ECC supported for 266MHz Mode 2 only
PCI 2.3 backward compatibility
– Frequency to 66MHz
– 32- and 64-bit bus
Can be the PCI Host Bus Bridge or an Adapter Device PCI interface
Optional PCI arbitration function with PCI and PCI-X mode 1, supporting up to four external devices, that can
be disabled for use with an external arbiter
Support for Message Signaled Interrupts (MSI) on both in- and out-bound interrupts
Simple message passing capability
Asynchronous to the PLB
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| PPC50505 | |
| PPC511 | |
| PPC603EFACT | MPC603e Host Processor Fact Sheet |
| PPC604EFACT | MPC604e Microprocessor Fact Sheet (discontinued) |
| PPD56-10 | Logic IC |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| PPC-46 | 功能描述:電源變壓器 115/230Vac 50/60Hz 1.5VA RoHS:否 制造商:Triad Magnetics 功率額定值:12 VA 初級(jí)電壓額定值:115 V / 230 V 次級(jí)電壓額定值:12 V / 24 V 安裝風(fēng)格:SMD/SMT 一次繞組:Dual Primary Winding 二次繞組:Dual Secondary Winding 長度:2.5 in 寬度:2 in 高度:1.062 in |
| PPC460EX-NUA1000T | 制造商:AppliedMicro 功能描述:32 BIT POWERPC CORE, UP TO 1.2 GHZ, 2 10/100/1G ETHERNET, US - Trays |
| PPC460EX-NUA1200T | 制造商:AppliedMicro 功能描述:32 BIT POWERPC CORE, UP TO 1.2 GHZ, 2 10/100/1G ETHERNET, US - Trays |
| PPC460EX-NUA600T | 制造商:AppliedMicro 功能描述:MPU 460EX RISC 128-Bit 90nm 600MHz 1.8V/2.5V/3.3V 728-Pin TEBGA Tray 制造商:AMCC 功能描述:32 BIT POWERPC CORE, UP TO 1.2 GHZ, 2 10/100/1G ETHERNET, US - Trays |
| PPC460EX-NUA800T | 制造商:AppliedMicro 功能描述:MPU 460EX RISC 128-Bit 90nm 800MHz 1.8V/2.5V/3.3V 728-Pin TEBGA Tray 制造商:AMCC 功能描述:32 BIT POWERPC CORE, UP TO 1.2 GHZ, 2 10/100/1G ETHERNET, US - Trays |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。