- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄378057 > PM8621 (PMC-Sierra, Inc.) NSE-8G⑩ Standard Product Data Sheet Preliminary PDF資料下載
參數(shù)資料
| 型號： | PM8621 |
| 廠商： | PMC-Sierra, Inc. |
| 英文描述： | NSE-8G⑩ Standard Product Data Sheet Preliminary |
| 中文描述： | 網(wǎng)絡搜索引擎，第八代⑩標準的產(chǎn)品數(shù)據(jù)的初步 |
| 文件頁數(shù)： | 52/184頁 |
| 文件大?。?/td> | 1122K |
| 代理商： | PM8621 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁當前第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁第109頁第110頁第111頁第112頁第113頁第114頁第115頁第116頁第117頁第118頁第119頁第120頁第121頁第122頁第123頁第124頁第125頁第126頁第127頁第128頁第129頁第130頁第131頁第132頁第133頁第134頁第135頁第136頁第137頁第138頁第139頁第140頁第141頁第142頁第143頁第144頁第145頁第146頁第147頁第148頁第149頁第150頁第151頁第152頁第153頁第154頁第155頁第156頁第157頁第158頁第159頁第160頁第161頁第162頁第163頁第164頁第165頁第166頁第167頁第168頁第169頁第170頁第171頁第172頁第173頁第174頁第175頁第176頁第177頁第178頁第179頁第180頁第181頁第182頁第183頁第184頁
NSE-8G Standard Product Data Sheet
Preliminary
Proprietary and Confidential to PMC-Sierra, Inc., and for its Customers’ Internal Use
Document ID: PMC-2010850, Issue 1
51
9.9
In-band Link Controller (ILC)
In order to permit centralized control of distributed NSE/SBS fabrics from the NSE-8G
microprocessor interface (for applications in which NSEs are located on fabric cards, and SBSs
are located on multiple line cards), an in-band signaling channel is provided between the NSE-8G
and the SBS over the Serial SBI336S interface. Each NSE-8G can control up to 12 SBSs that are
attached by the LVDS links. The NSE-SBS in-band channel is full duplex, but the NSE-8G has
active control of the link.
The in-band channel is carried in the first 36 columns of four rows of the SBI structure, rows 3, 6,
7 and 8. The overall in-band channel capacity is thus 36*4*64 kb/s = 9.216 Mbit/s. Each 36 bytes
per row allocated to the in-band signaling channel is its own in-band message between the end
points. Four bytes of each 36 byte inband message are reserved for end-to-end control
information and error protection, leaving 8.192 Mbit/s available for data transfer between the end
points.
The data transferred between the end points has no fixed format, effectively providing a clear
channel for packet transfer between the attached microprocessors at each of the LVDS link
terminating devices. The user is able to send and receive any packet up to 32 bytes in length. The
last two reserved bytes of the 36 byte in-band message is a CRC-16 which detects errors in the
message. This block provides a microprocessor interface to the in-band signaling channel.
This in-band channel is expected to be used almost entirely to carry out switching control changes
in the SBSs. To configure a DS0 in an SBS device most often requires a local microprocessor to
write to one memory location consisting of a 16-bit address and a 16-bit data. Using this as a
baseline and assuming an efficient use of the in-band channel bandwidth, we can set a maximum
of (32bytes/row * 4 rows/frame * 8000 frames/sec / 4 bytes/write) 256,000 DS0 configurations
per second.
Considering that configuring a T1 when switching DS0s requires 27 DS0 writes, indicates that
the in-band signaling channel bandwidth sets maximum limit of over 9000 T1 configurations per
second. In real life these limits will not be achieved but this shows that the in-band link should
not be the bottleneck. In TelecomBus mode, this same configuration will require only three writes
per T1 link. Another more efficient communication scheme could be used to increase this
performance.
In N+1 protected architectures, it is likely that full configuration of a port card will be necessary
during the switchover. This would require the entire connection memory be reconfigured.
Assuming connections for overhead bytes are also reconfigured, the fastest that a complete
reconfiguration can take place is 9720 register writes for each of the two configuration pages in
the SBS. This equates to (2 * 9720 writes * 4 bytes/write / (32 bytes/row * 4 rows/frame * 8000
frames/second)) 76 milliseconds. It is also possible that the spare card could hold all the
connection configurations for all the port cards it is protecting locally, for even faster switch over.
相關PDF資料 |
PDF描述 |
|---|---|
| PM8621-BIAP | NSE-8G⑩ Standard Product Data Sheet Preliminary |
| PM9311 | Enhanced TT1TM Switch Fabric |
| PM9311-UC | ENHANCED TT1⑩ SWITCH FABRIC |
| PM9312 | Enhanced TT1TM Switch Fabric |
| PM9312-UC | ENHANCED TT1⑩ SWITCH FABRIC |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| PM8621-BIAP | 制造商:PMC 制造商全稱:PMC 功能描述:NSE-8G⑩ Standard Product Data Sheet Preliminary |
| PM87 | 制造商:FERROXCUBE 制造商全稱:Ferroxcube International Holding B.V. 功能描述:PM cores |
| PM87/70-3C94 | 制造商:Yageo / Ferroxcube 功能描述:FERRITE CORE PM 3C94 制造商:Yageo / Ferroxcube 功能描述:FERRITE CORE, PM, 3C94, Core Size:PM87, Material Grade:3C94, Effective Magnetic Path Length:146mm, Ae Effective Cross Section Area:910mm2, Inductance Factor Al:15000nH, SVHC:No SVHC (20-Jun-2013), External Depth:70mm, External , RoHS Compliant: Yes |
| PM871 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Analog IC |
發(fā)布緊急采購，3分鐘左右您將得到回復。