
NSE-8G Standard Product Data Sheet
Preliminary
Proprietary and Confidential to PMC-Sierra, Inc., and for its Customers’ Internal Use
Document ID: PMC-2010850, Issue 1
99
Register 101H + N*20H, R8TD Interrupt Status
Bit
Type
Function
Default
Bit 31:8
Unused
X
Bit 7
R
FUOI
X
Bit 6
R
LCVI
X
Bit 5
R
OFAI
X
Bit 4
R
OCAI
X
Bit 3:0
Unused
X
These registers reports interrupt status due to change of character alignment events and detection
of line code violations for the R8TD block.
OCAI
The out-of-character-alignment interrupt status bit (OCAI) reports and acknowledges change
of character alignment state events for the R8TD block. OCAI is set high when the character
alignment block changes state to the out-of-character-alignment state or to the in-character-
alignment state since the last clear for the register. OCAI is cleared on a read to this register
when WCIMODE is logic 0. OCAI is cleared on a write (of any value) to this register when
WCIMODE is logic one. INTB is asserted low when both OCAE and OCAI are high. If
OCAE is asserted, OCAI must be cleared before INTB will be reasserted.
OFAI
The out-of-frame-alignment interrupt status bit (OFAI) reports and acknowledges change of
frame alignment state events for the R8TD block. OFAI is set high when the frame alignment
block changes state to the out-of-frame-alignment state or to the in-frame-alignment state.
OFAI is cleared on a read to this register when WCIMODE is logic 0. OFAI is cleared on a
write (of any value) to this register when WCIMODE is logic one. INTB is asserted low
when both OFAE and OFAI are high. IF OFAE is asserted, OFAI must be cleared before
INTB will be reasserted.
LCVI
The line code violation event interrupt status bit (LCVI) reports and acknowledges line code
violation events for the R8TD block. LCVI is set high when the character alignment block
detects a line code violation in the incoming data stream. LCVI is cleared on a read to this
register when WCIMODE is logic 0. LCVI is cleared on a write (of any value) to this register
when WCIMODE is logic one. INTB is asserted low when both LCVE and LCVI are high. IF
LCVE is asserted, LCVI must be cleared before INTB will be reasserted.