
PI7C21P100
2-PORT PCI-X BRIDGE
ADVANCE INFORMATION
Page 42 of 77
June 10, 2005 Revision 1.06
8.1.1.1
SIGNAL TYPE DEFINITION
SIGNAL TYPE
RO
RW
RWC
DEFINITION
READ ONLY
READ / WRITE
READ / WRITE 1 TO CLEAR
8.1.2
VENDOR ID REGISTER – OFFSET 00h
BIT
FUNCTION
15:0
Vendor ID
TYPE
RO
DESCRIPTION
Identifies Pericom as the vendor of this device. Hardwired as 12D8h
8.1.3
DEVICE ID REGISTER – OFFSET 00h
BIT
FUNCTION
31:16
Device ID
TYPE
RO
DESCRIPTION
Identifies the device as PI7C21P100. Hardwired as 01A7h.
8.1.4
COMMAND REGISTER – OFFSET 04h
BIT
FUNCTION
15:10
Reserved
9
Fast Back-to-Back
Enable
TYPE
RO
RO
DESCRIPTION
Reserved. Returns 000000 when read.
Fast Back-to-Back Control
0
: Prohibits PI7C21P100 to initiate fast back-to-back transactions on
the primary
This bit is ignored in PCI-X mode. Reset to 0
System Error Control
0:
Disables the P_SERR# driver on the primary
1:
Enables the P_SERR# driver on the primary
Reset to 0
Wait Cycle Control
0:
Address/data stepping is disabled (primary and secondary)
This bit is ignored in PCI-X mode. Returns 0 when read.
Parity Error Response
0:
PI7C21P100 may ignore any detected parity errors and continue
normal operation
1:
PI7C21P100 must take its normal action when a parity error is
detected.
Reset to 0
VGA Palette Snoop Control
0:
Ignore VGA palette accesses on the primary
1:
Enables positive decoding response to VGA palette writes on the
primary with I/O address bits AD[9:0] equal to 3C6h, 3C8h, and
3C9h (inclusive of ISA aliases; AD[15:10] are not decoded and may
be any value.
Reset to 0
Memory Write and Invalidate Control
0:
Disables Memory Write and Invalidate transactions. PI7C21P100
does not generate memory write and invalidate transactions.
This bit is ignored in PCI-X mode. Returns 0 when read.
Special Cycle Control
0:
PI7C21P100 does not respond as a target to Special Cycle
transactions.
Returns 0 when read.
8
P_SERR# Enable
RW
7
Wait Cycle Control
RO
6
Parity Error Response
RW
5
VGA Palette Snoop
Enable
RW
4
Memory Write and
Invalidate Enable
RO
3
Special Cycle Enable
RO