- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄368020 > PI7C21P100 (Pericom Semiconductor Corp.) 2-PORT PCI-X BRIDGE PDF資料下載
參數(shù)資料
| 型號： | PI7C21P100 |
| 廠商： | Pericom Semiconductor Corp. |
| 英文描述： | 2-PORT PCI-X BRIDGE |
| 中文描述： | 2端口PCI - X橋接 |
| 文件頁數(shù)： | 40/77頁 |
| 文件大?。?/td> | 603K |
| 代理商： | PI7C21P100 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁當(dāng)前第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁
PI7C21P100
2-PORT PCI-X BRIDGE
ADVANCE INFORMATION
Page 40 of 77
June 10, 2005 Revision 1.06
through the primary bus. Applications that do not require access to the bridge configuration
registers via the secondary bus should pull both the S_IDSEL and P_CFG_BUSY pins LOW.
7.8
SHORT TERM CACHING
Short Term Caching is a means to provide performance improvements where upstream
devices are not able to stream data continuously to meet the prefetching needs of the
PI7C21P100. When the master completes the transaction, the bridge is required to discard the
balance of any data that was prefetched for the master. To prevent performance impacts when
dealing with target devices that can only stream data of 128 to 512 bytes before
disconnecting, PI7C21P100 utilizes Short Term Caching. This feature applies only when the
secondary bus is operating in conventional PCI mode and provides a time limited read data
cache in which the bridge will not discard prefetched read data after the request has been
completed on the initiating bus. Short Term Caching is an optional feature which is enabled
by setting bit[8] and bit[15] offset B8h of the Miscellaneous Control Register 2. When
enabled, PI7C21P100 will not discard the additional prefetched data when the read transaction
has been completed on the initiating bus. PI7C21P100 will continue to prefetch data up to the
amount specified by bits [30:28] offset 40h of the Secondary Data Buffering Control Register.
Should the initiator generate a new transaction requesting the previously prefetched data,
PI7C21P100 will return that data. PI7C21P100 will discard the data approximately 64
secondary clocks after some of the data for a request has been returned to the initiator, and the
initiator has not requested additional data. This feature applies to all secondary devices if
enabled. System designers need to ensure that all attached devices have memory region(s) that
are architected to be accessed by only one master and that the additional prefetching will
present data to the initiator in the same state as if the initial transaction were continued. This
feature should only be used in system designs that are able to ensure that the data provided to
the master has not been modified since the initial transaction.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| PI7C21P100NH | 2-PORT PCI-X BRIDGE |
| PI7C7100BNA | PCI Bus Interface/Controller |
| PI7C7100 | 3-Port PCI Bridge |
| PI7C7100CNA | 3-Port PCI Bridge |
| PI7C7300 | 3-PORT PCI-to-PCI BRIDGE |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| PI7C21P100B | 制造商:PERICOM 制造商全稱:Pericom Semiconductor Corporation 功能描述:2-PORT PCI-X TO PCI-X BRIDGE |
| PI7C21P100BEVB | 功能描述:界面開發(fā)工具 3 Port PCI Bridge Eval Brd RoHS:否 制造商:Bourns 產(chǎn)品:Evaluation Boards 類型:RS-485 工具用于評估:ADM3485E 接口類型:RS-485 工作電源電壓:3.3 V |
| PI7C21P100BNH | 制造商:PERICOM 制造商全稱:Pericom Semiconductor Corporation 功能描述:2-PORT PCI-X TO PCI-X BRIDGE |
| PI7C21P100BNHE | 功能描述:外圍驅(qū)動器與原件 - PCI PCI-X to PCI-XBridge 2 Port RoHS:否 制造商:PLX Technology 工作電源電壓: 最大工作溫度: 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:FCBGA-1156 封裝:Tray |
| PI7C21P100EVB | 功能描述:界面開發(fā)工具 3 Port PCI Bridge Eval Brd RoHS:否 制造商:Bourns 產(chǎn)品:Evaluation Boards 類型:RS-485 工具用于評估:ADM3485E 接口類型:RS-485 工作電源電壓:3.3 V |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。