參數(shù)資料
型號(hào): PI7C21P100
廠商: Pericom Semiconductor Corp.
英文描述: 2-PORT PCI-X BRIDGE
中文描述: 2端口PCI - X橋接
文件頁(yè)數(shù): 14/77頁(yè)
文件大小: 603K
代理商: PI7C21P100
PI7C21P100
2-PORT PCI-X BRIDGE
ADVANCE INFORMATION
Page 14 of 77
June 10, 2005 Revision 1.06
Name
S_SERR#
Pin #
AB19
Type
I
Description
Secondary System Error (Active LOW):
Can be
driven LOW by any device to indicate a system error
condition.
Secondary Request (Active LOW):
This is asserted by
an external device to indicate that it wants to start a
transaction on the secondary bus. The input is externally
pulled up through a resistor to VDD.
Secondary Request (Active LOW):
When the internal arbiter is enabled, this is asserted by
an external device to indicate that it wants to start a
transaction on the secondary bus. The input is externally
pulled up through a resistor to VDD.
When the internal arbiter is disabled, this is used by
PI7C21P100 as its GNT input.
Secondary Grant (Active LOW):
PI7C21P100 asserts
these pins to allow external masters to access the
secondary bus. PI7C21P100 de-asserts these pins for at
least 2 PCI clock cycles before asserting it again.
During idle and S_GNT# deasserted, PI7C21P100 will
drive S_AD, S_CBE, and S_PAR.
Secondary Grant (Active LOW):
When the internal arbiter is enabled, PI7C21P100 asserts
this pin to allow external masters to access the
secondary bus. PI7C21P100 de-asserts this pin for at
least 2 PCI clock cycles before asserting it again.
During idle and S_GNT# deasserted, PI7C21P100 will
drive S_AD, S_CBE, and S_PAR.
When the internal arbiter is disabled, this is used by
PI7C21P100 as its REQ output.
Secondary RESET (Active LOW):
Asserted when any
of the following conditions are met:
1.
Signal P_RESET# is asserted.
2.
Secondary reset bit in bridge control register in
configuration space is set.
3.
The chip reset bit in the chip control register in
configuration space is set.
When asserted, all control signals are tri-stated and
zeroes are driven on S_AD, S_CBE, S_PAR, and
S_PAR64.
S_REQ[6:2]#
AC3, AB5, AB3,
W2, AA2
I
S_REQ[1]#
AA23
I
S_GNT[6:2]#
AC4, AB4, AC5, Y2,
AB1
TS
S_GNT[1]#
AA19
TS
S_RST#
U23
O
3.2.4
SECONDARY BUS INTERFACE SIGNALS – 64-BIT EXTENSION
Name
S_AD[63:32]
Pin #
AB8, AB7, AA7,
AB6, AA6, AA5, Y6,
Y3, V2, V4, U2, U3,
T2, T3, R2, R3, P2,
Y1, P3, W1, P4, U1,
N2, N3, M2, M3, R1,
L2, L3, K2, K3, K4
Type
TS
Description
Secondary Upper 32-bit Address/Data:
Multiplexed
address and data bus. Address is indicated by
S_FRAME# assertion. Write data is stable and valid
when S_IRDY# is asserted and read data is stable and
valid when S_IRDY# is asserted. Data is transferred on
rising clock edges when both S_IRDY# and S_TRDY#
are asserted. During bus idle, PI7C21P100 drives S_AD
to a valid logic level when the bridge is granted the bus.
Secondary Upper 32-bit Command/Byte Enables:
Multiplexed command field and byte enable field.
During address phase, the initiator drives the transaction
type on these pins. The initiator then drives the byte
enables during data phases. During bus idle,
PI7C21P100 drives S_CBE[7:0] to a valid logic level
when the bridge is granted the bus.
S_CBE[7:4]#
Y10, AB10, AA11,
AC8
TS
相關(guān)PDF資料
PDF描述
PI7C21P100NH 2-PORT PCI-X BRIDGE
PI7C7100BNA PCI Bus Interface/Controller
PI7C7100 3-Port PCI Bridge
PI7C7100CNA 3-Port PCI Bridge
PI7C7300 3-PORT PCI-to-PCI BRIDGE
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
PI7C21P100B 制造商:PERICOM 制造商全稱:Pericom Semiconductor Corporation 功能描述:2-PORT PCI-X TO PCI-X BRIDGE
PI7C21P100BEVB 功能描述:界面開(kāi)發(fā)工具 3 Port PCI Bridge Eval Brd RoHS:否 制造商:Bourns 產(chǎn)品:Evaluation Boards 類型:RS-485 工具用于評(píng)估:ADM3485E 接口類型:RS-485 工作電源電壓:3.3 V
PI7C21P100BNH 制造商:PERICOM 制造商全稱:Pericom Semiconductor Corporation 功能描述:2-PORT PCI-X TO PCI-X BRIDGE
PI7C21P100BNHE 功能描述:外圍驅(qū)動(dòng)器與原件 - PCI PCI-X to PCI-XBridge 2 Port RoHS:否 制造商:PLX Technology 工作電源電壓: 最大工作溫度: 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:FCBGA-1156 封裝:Tray
PI7C21P100EVB 功能描述:界面開(kāi)發(fā)工具 3 Port PCI Bridge Eval Brd RoHS:否 制造商:Bourns 產(chǎn)品:Evaluation Boards 類型:RS-485 工具用于評(píng)估:ADM3485E 接口類型:RS-485 工作電源電壓:3.3 V