- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄383682 > OMAP5910(DSP) Dual-Core Processor PDF資料下載
參數(shù)資料
| 型號(hào)： | OMAP5910(DSP) |
| 英文描述： | Dual-Core Processor |
| 中文描述： | 雙核處理器 |
| 文件頁數(shù)： | 58/160頁 |
| 文件大?。?/td> | 1997K |
| 代理商： | OMAP5910(DSP) |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁當(dāng)前第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁第109頁第110頁第111頁第112頁第113頁第114頁第115頁第116頁第117頁第118頁第119頁第120頁第121頁第122頁第123頁第124頁第125頁第126頁第127頁第128頁第129頁第130頁第131頁第132頁第133頁第134頁第135頁第136頁第137頁第138頁第139頁第140頁第141頁第142頁第143頁第144頁第145頁第146頁第147頁第148頁第149頁第150頁第151頁第152頁第153頁第154頁第155頁第156頁第157頁第158頁第159頁第160頁
Functional Overview
46
August 2002 Revised August 2003
SPRS197B
3.6.4 I
2
C Master/Slave Interface
The I
2
C Master/Slave Interface is compliant to Philips
I
2
C-Bus Specification Version 2.1
master bus. The I
2
C
controller supports the multimaster mode, which allows more than one device capable of controlling the bus
to be connected to it. Including the OMAP5910 device, each I
2
C device is recognized by a unique address
and can operate as either transmitter or receiver, depending on the function of the device. In addition to being
a transmitter or receiver, a device connected to the I
2
C bus
can also be considered as master or slave when
performing data transfers.
The I
2
C Interface supports the following features:
Compliant to Philips
I
2
C-Bus Specification Version 2.1
Support standard mode (up to 100K bits/s) and Fast mode (up to 400K bits/s)
7-bit and 10-bit device addressing modes
General call
Start/Restart/Stop
Multimaster transmitter/slave receiver mode
Multimaster receiver/slave transmitter mode
Combined master transmit/receive and receive/transmit mode
Built-in FIFO for buffered read or write
Module enable/disable capability
Programmable clock generation
Supports use of two DMA channels
The I
2
C Interface does not support the following features:
High-speed (HS) mode for transfer rates up to 3.4M bits
C-bus compatibility mode
3.6.5 Microwire Serial Interface
The Microwire interface is a serial synchronous interface that can drive up to four serial external components.
The interface is compatible with the Microwire standard and is seen as the master.
Microwire is typically used to transmit control and status information to external peripheral devices or to
transmit data to or from small nonvolatile memories such as serial EEPROMs or serial Flash devices.
3.6.6 Multimedia Card/Secure Digital (MMC/SD) Interface
The MMC/SD Interface controller provides an interface to MMC or SD memory cards plus up to three serial
SPI flash cards or other SPI devices. The controller handles MMC/SD or SPI transactions with minimal MPU
intervention, allowing optional use of two system DMA channels for transfer of data.
The following combination of external devices is supported:
One or more MMC memory cards sharing the same bus plus up to three devices with 8-bit SPI protocol
interface (serial flash memories, etc.).
One single SD memory card plus up to three devices with 8-bit SPI protocol interface.
NOTE:
Other combinations such as two SD cards or one MMC card with one SD card are not supported.
The MPU software must manage transaction semantics, while the MMC/SD controller deals with MMC/SD
protocol at the transmission level: packing data, adding the CRC, generating the start/end bit and checking
for syntactical correctness. SD mode wide bus width is also supported.
When interfacing with 8-bit SPI devices, the MMC/SD module does not perform any MMC specific function,
rather it provides a generic SPI interface. Several additional interface pins are utilized to provide the SPI clock
and SPI chip selects.
I2C Bus is a trademark of Philips Electronics N.V.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| OMAP5910(RISC) | Dual-Core Processor |
| OMC506 | Closed Loop Speed Controller For 3-Phase Brushless DC Motor MP-3T Package |
| OMC507 | 5 Amp. Push-Pull 3-Phase Brushless DC Motor Controller Driver(5A,推挽三相無刷直流電機(jī)控制驅(qū)動(dòng)器) |
| OMC510 | 36V Hi-Rel Three-Phase Brushless DC Motor Controller in a PCB-1 package |
| OMC510 | DSP-Based Three-Phase Brushless DC Motor Controller(基于DSP的三相無刷直流電機(jī)控制器) |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| OMAP5910GGZG1 | 制造商:Rochester Electronics LLC 功能描述:- Bulk |
| OMAP5910GGZG2 | 制造商:Rochester Electronics LLC 功能描述:- Bulk |
| OMAP5910JGDY1R | 功能描述:IC OMAP DUAL-CORE PROC 289-BGA RoHS:是 類別:集成電路 (IC) >> 嵌入式 - 微處理器 系列:OMAP-59xx 標(biāo)準(zhǔn)包裝:60 系列:SCC 處理器類型:Z380 特點(diǎn):全靜電 Z380 CPU 速度:20MHz 電壓:5V 安裝類型:表面貼裝 封裝/外殼:144-LQFP 供應(yīng)商設(shè)備封裝:144-LQFP 包裝:托盤 |
| OMAP5910JGDY2 | 功能描述:數(shù)字信號(hào)處理器和控制器 - DSP, DSC Applications Proc RoHS:否 制造商:Microchip Technology 核心:dsPIC 數(shù)據(jù)總線寬度:16 bit 程序存儲(chǔ)器大小:16 KB 數(shù)據(jù) RAM 大小:2 KB 最大時(shí)鐘頻率:40 MHz 可編程輸入/輸出端數(shù)量:35 定時(shí)器數(shù)量:3 設(shè)備每秒兆指令數(shù):50 MIPs 工作電源電壓:3.3 V 最大工作溫度:+ 85 C 封裝 / 箱體:TQFP-44 安裝風(fēng)格:SMD/SMT |
| OMAP5910JGZG1 | 制造商:Texas Instruments 功能描述: |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。