- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄376214 > MX98905B (Macronix International Co., Ltd.) IEEE 802.3, 10BASE5, 10BASE2 Controller and Integrated Bus Interface(IEEE 802.3, 10BASE5, 10BASE2控制器和集成總線接口) PDF資料下載
參數(shù)資料
| 型號(hào)： | MX98905B |
| 廠商： | Macronix International Co., Ltd. |
| 英文描述： | IEEE 802.3, 10BASE5, 10BASE2 Controller and Integrated Bus Interface(IEEE 802.3, 10BASE5, 10BASE2控制器和集成總線接口) |
| 中文描述： | IEEE 802.3標(biāo)準(zhǔn)，10BASE5，10Base2的控制器和集成總線接口（IEEE 802.3標(biāo)準(zhǔn)，10BASE5，10Base2的控制器和集成總線接口） |
| 文件頁(yè)數(shù)： | 59/86頁(yè) |
| 文件大小： | 352K |
| 代理商： | MX98905B |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)當(dāng)前第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)
59
P/N: PM0365
REV. 1.3, NOV 20 ,1995
MX98905B
13. Receive Configuration Register (RCR) 0CH
(WRITE)
This register determines what types of packets to be
accepted and what mode the ENC will be in. The types
include address type and error type. In the error type,
when any one bit of SEP and AR is clear and the packet
received matches the condition set in SEP or AR, the
packet is rejected.
SEP
AR
AB
AM
PRO
MON
0
1
2
3
4
5
6
x
7
x
Bits
SYMBOL
BIT
DESCRIPTION
SEP
D0
SAVE ERROR PACKETS.
0: Packets with CRC and Frame Alignment errors are rejected.
1: Packets with CRC and Frame Alignment errors are accepted.
AR
D1
ACCEPT RUNT PACKETS
: This bit allows the receiver to accept packets that are
smaller than 64 bytes. The packet must be at least 8 bytes long to be accepted as
a runt.
0: Packets with fewer than 64 bytes rejected.
1: Packets with fewer than 64 bytes accepted.
AB
D2
ACCEPT BROADCAST
: Enables the receiver to accept a packet with an all 1's
destination address.
0: Packets with broadcast destination address rejected.
1: Packets with broadcast destination address accepted.
AM
D3
ACCEPT MULTICAST
: Enables the receiver to accept a packet with a multicast
address; all multicast addresses must pass the hashing array.
0: Packets with multicast destination address not checked.
1: Packets with multicast destination address checked.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| MX98905BFC | The MX98905 is designed for easy implementation of CSMA/CD local area networks, |
| MXA2312A | Low Cost, +2,-2 g Dual Axis Accelerometer with Analog Outputs |
| MXA2500K | Ultra Low Cost, 【1.0 g Dual Axis Accelerometer with Absolute Outputs |
| MXA2500KV | Ultra Low Cost, 【1.0 g Dual Axis Accelerometer with Absolute Outputs |
| MXA6500G | Low Cost, Low Noise 【1 g Dual Axis Accelerometer with Absolute Analog Outputs |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| MX98905BFC | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:The MX98905 is designed for easy implementation of CSMA/CD local area networks, |
| MX98L715BEC | 制造商:MCNIX 制造商全稱:Macronix International 功能描述:3.3V SINGLE CHIP FAST ETHERNET NIC CONTROLLER |
| MX-9C | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:MX |
| MX-9G | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:MX |
| MX9G100B | 制造商:Panasonic Industrial Company 功能描述:90x90 gearhead for 40W motor,100:1 |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。