- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄376214 > MX98905B (Macronix International Co., Ltd.) IEEE 802.3, 10BASE5, 10BASE2 Controller and Integrated Bus Interface(IEEE 802.3, 10BASE5, 10BASE2控制器和集成總線接口) PDF資料下載
參數(shù)資料
| 型號： | MX98905B |
| 廠商： | Macronix International Co., Ltd. |
| 英文描述： | IEEE 802.3, 10BASE5, 10BASE2 Controller and Integrated Bus Interface(IEEE 802.3, 10BASE5, 10BASE2控制器和集成總線接口) |
| 中文描述： | IEEE 802.3標(biāo)準(zhǔn)，10BASE5，10Base2的控制器和集成總線接口（IEEE 802.3標(biāo)準(zhǔn)，10BASE5，10Base2的控制器和集成總線接口） |
| 文件頁數(shù)： | 50/86頁 |
| 文件大小： | 352K |
| 代理商： | MX98905B |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁當(dāng)前第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁
50
P/N: PM0365
REV. 1.3, NOV 20 ,1995
MX98905B
5. COMMAND REGISTERS (Continued)
SYMBOL
BIT
DESCRIPTION
STP
D0
STOP
: Software reset command, takes the controller offline; no Packets will be
received or transmitted if this bit is set high.
Any reception or transmission in progress will enter the reset state after operation is
completed. This bit must be cleared and the STA bit must be set high to exit the reset
state. The software reset is executed only when the RST bit in the ISR is set to 1. STP
powers up high.
Note: If the ENC has previously been in start mode and the STP is set, both the STP
and STA bits will remain set.
STA
D1
START
: This bit is used to activate the ENC after either power-up, or when the ENC
has been placed in a reset mode by software command or error. STA powers up low.
TXP
D2
TRANSMIT PACKET
: This bit must be set to initiate transmission of a packet only
after the Transmit Byte Count (TBCR1 and TBCR0) and Transmit Page Start register
(TPSR) have been programmed. TXP is internally reset either after the transmission
is completed or aborted.
PD0, PD1,
PD2
D3, D4, D5
REMOTE DMA COMMAND
: These three-encoded bits control operation of the
Remote DMA channel. RD2 can be set to abort any Remote DMA command in
progress. The Remote Byte Count Registers should be cleared by host whenever a
Remote DMA has been aborted. The Remote Start Addresses are not restored to the
starting address if the Remote DMA is aborted. Hence, for another remote DMA
operaton, host should provide a starting address for ENC in order to operate
correctly.
RD2
0
0
0
0
1
RD1
0
0
1
1
X
RD0
0
1
0
1
X
Not Allowed
Remote Read
Remote Write
Send Packet
Abort/Complete Remote DMA (Note)
PS0, PS1
D6, D7
PAGE SELECT
: These two-encoded bits select which register page is to be
accessed with addresses RA0-3
PS1
0
0
1
1
PS0
0
1
0
1
Register Page 0
Register Page 1
Register Page 2
Reserved
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| MX98905BFC | The MX98905 is designed for easy implementation of CSMA/CD local area networks, |
| MXA2312A | Low Cost, +2,-2 g Dual Axis Accelerometer with Analog Outputs |
| MXA2500K | Ultra Low Cost, 【1.0 g Dual Axis Accelerometer with Absolute Outputs |
| MXA2500KV | Ultra Low Cost, 【1.0 g Dual Axis Accelerometer with Absolute Outputs |
| MXA6500G | Low Cost, Low Noise 【1 g Dual Axis Accelerometer with Absolute Analog Outputs |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| MX98905BFC | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:The MX98905 is designed for easy implementation of CSMA/CD local area networks, |
| MX98L715BEC | 制造商:MCNIX 制造商全稱:Macronix International 功能描述:3.3V SINGLE CHIP FAST ETHERNET NIC CONTROLLER |
| MX-9C | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:MX |
| MX-9G | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:MX |
| MX9G100B | 制造商:Panasonic Industrial Company 功能描述:90x90 gearhead for 40W motor,100:1 |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。